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Abstract
Epitaxial Ge thin films are being investigated for many important roles in next generation
microelectronics. Metal-oxide-semiconductor field effect transistors (MOSFETs)
utilizing Ge channels have demonstrated dramatic performance enhancements over Si
based technology. Theoretical studies have predicted that tensile strain enhances both
electron and hole mobilities of Ge to levels much greater than those in unstrained or
compressively-strained Ge and Si. Additionally, high enough levels of tensile strain have
been postulated to alter the band structure of Ge to make Ge a direct-band-gap
semiconductor.
We investigated the physics and fabrication of Ge/III-V compound heterostructures,
where the III-V compound material could serve as a tensile-strain-inducing template for
subsequent Ge epitaxy. Through experimentation and the use of characterization
techniques such as transmission electron microscopy (TEM), photoluminescence (PL),
secondary ion mass spectrometry (SIMS) and spreading resistance analysis (SRA), we
established correlations between the initial III-V compound surface stoichiometry and the
structural, optical, and electronic properties of Ge thin films deposited on GaAs and AlAs
templates. We determined that the highest structural quality Ge epitaxy initiates via a
bond and exchange mechanism with the surface group III element atoms, whereas group
V element atoms do not bond as effectively with Ge and thin film deposition processes
that rely on Ge-group V binding processes lead to 'pitting' in Ge thin films. With the
developed understanding of the growth mechanisms, we successfully fabricated high
quality tensile-strained Ge thin films and quantum dots on InxGaixAs templates. Tensile
strain levels as high as 0.58% in Ge thin films and 1.37% in Ge quantum dots were
achieved. However, the film deposition methods that facilitated the highest structural
quality also led to unintentional doping characteristics that affected the electrical and
optical properties of the tensile-strained Ge epitaxial structures. Nevertheless, we
designed processing sequences that led to the first demonstration of room temperature,
Ge direct band gap luminescence from Ge/III-V compound heterostructures.
We parlayed our advancements in Ge/Ill-V compound heterostructure fabrication to
demonstrate a novel process for the fabrication of GaAs-on-Insulator (GaAsOI). The
combination of GaAs/Ge/GaAs heterostructure establishment, room temperature oxide-
oxide bonding methods, and XeF 2-based sacrificial etching of Ge, led to the successful
fabrication of GaAsOI on a small scale. We tested the implementation of our process on
a full wafer scale and determined the process was kinetically limited by the lateral Ge
etch process. We adapted the Deal-Grove oxidation model to establish a model to
understand the relationships between lateral etch rate, lateral etch distance, release layer
thickness, channel displacements, and the radius of curvature of the donor wafer.
Our Ge/III-V compound heterostructure research advanced the understanding and state-
of-the-art processing of such structures. We established methods and elucidated
challenges for future research targeted toward demonstrating novel Ge-based devices and
advanced large-diameter engineered substrates.
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Chapter 1 Introduction
1.1 Background and motivation for investigation of Ge/Ill-V
heterostructures
1.1.1 Strain engineering and advanced CMOS channels
As Si-based CMOS technology approaches the end of its scaling road map, the industry
has been exploring new materials for devices with better performance to continue serving
the ever-growing demand for computing power. In the last decade, strained-Si technology
has been used to enhance the performance of metal-oxide-semiconductor field effect
transistors (MOSFETs) -4 . To further improve the MOSFET performance, researchers
have continued to explore new materials with higher intrinsic carrier mobilities. Among
these materials, Ge has been actively studied due to its intrinsically high hole mobility.
To date, most of the MOSFETs utilizing Ge channels have been built on bulk Ge
substratess,6 or from compressively strained Ge thin films epitaxially grown on SiGe
virtual substrates7-9. Compressive strain enhances Ge hole mobility but degrades electron
mobility, making it suitable for p-MOSFETs but disadvantageous for n-MOSFETs. It has
been demonstrated that compressively strained Ge channels exhibit 10-12x hole mobility
enhancement over Si channels . On the other hand, tensile-strained Ge has not been very
well studied due to the difficulty of strain engineering with tensile Ge thin films. In
theory, tensile strain enhances both electron and hole mobilities of Ge to levels much
greater than those in unstrained or compressively-strained Ge and Silo, making it a highly
promising channel material for future CMOS applications. There is a need for growth
techniques to produce high quality tensile-strained Ge with different strain levels to fully
explore these theoretical predictions. III-V compound semiconductors such as InGaAs
and InAlAs offer a full range of lattice constants up to 4% larger than Ge lattice constant,
and thus can serve as an ideal strain-inducing epitaxial template. To produce highly
tensile-strained Ge layers, heteroepitaxy of Ge on HI-V materials with larger lattice
constants is one of the most feasible methods.
1.1.2 Ge for novel optical devices
In addition to enhanced carrier mobilities, The difference in energy level between the
direct (Fe-Fr) and indirect (Le-Fr) band gap of Ge is small at room temperature (-0.13 eV)
and biaxial tensile strain in (100) Ge is predicted to reduce this difference, making Ge an
"almost-direct-bandgap material" 10-2 with potential to enable novel applications in
optoelectronic devices such as better performance photodetectors, laser diodes and
modulators. Performance enhanced tensile Ge photodetectors integrated on Si have been
demonstrated13 and light emitting devices with Ge as the gain medium are being
14,15
researched . In 2009, Sun et al. reported Ge band engineering with Ge grown on Si
substrates and how tensile strain and n-type doping can be applied to significantly
enhance the direct band gap optical transition in ref [16]. Based on these results, Liu et al.
demonstrated optical gain and optically pumped lasing in Ge-on-Si in subsequent
studies 14' Computational studies have predicted that biaxial tensile strain greater than
1.4% effectively turns Ge thin films into a direct band gap material. III-V compounds as
strain-inducing templates are capable of applying large tensile strains in Ge epitaxial thin
films. Ge/III-V heterostructures offer us a potential platform to explore the optical
properties of tensile-strained Ge for novel optical devices.
1.1.3 Monolithic III-V integration on Si and engineered substrates
Monolithic integration of silicon CMOS circuits with III-V optical and electronic devices
is another frontier of microelectronics research. Intensive investigation has been
conducted on MOSFETs built with 111-V semiconductor materials like GaAs and InGaAs
due to their high intrinsic carrier mobility"-". III-V-based optical interconnects present a
potential solution to reduce RC delay, another bottle neck for high speed Silicon ICs. In
the last decade, integration of HI-V based optical devices has become one of the most
studied challenges of modem age microelectronics. - Beyond Si CMOS, integration of
111-V based monolithic microwave integrated circuits (MMICs) with Si base logic circuits
on a signal die will eventually raise the scale and depth of integration to a new level, and
boast the performance and functionality of future generation integrated circuits25-27
Development in engineered substrates has enabled key advancements in these areas. For
over a decade, Si-on-insulator (SOI) technology has been used in mass production of
integrated circuits to reduce transistor leakage current and enhance overall circuit
performance. The development of Ge channel MOSFETs and successful demonstrations
of monolithically integrated III-V compound/Si circuits have promoted the development
of Ge-on-insulator (GeOI) substrates and Si-on-lattice-engineered-substrates
(SOLES).28,29 InAlAs/InGaAs based high electron mobility transistors (HEMTs) and
InGaAs/InP based heterojunction bipolar transistors (HBTs) have been fabricated on
GeOL substrates and SOLES. 25,26
By far, Ge has played an essential rule in enabling these engineered substrates. Ge has
nearly the identical lattice constant as GaAs, the most commonly studied and employed
III-V materials. As a group IV semiconductor with properties similar to Si and the ability
to be metallurgically alloyed with Si at any content, Ge has long been integrated with Si
to make strained channel devices and HBTs. With its unique structural properties, Ge
naturally serves as the best media to bridge III-V and Si materials. Advanced engineered
substrates such as, relaxed SiGe substrates (also known as 'metamorphic' SiGe), GOI
substrate and SOLES were all enabled through Ge epitaxial structures. The future of III-
V integration on Si requires more variety of engineered substrates, such as low cost GOI
and GaAsOI. High quality Ge/Ill-V heterostructures have the potential to enable novel
fabrication process for low cost manufacturing of advanced engineered substrates.
1.2 Influence of biaxial tensile strain on electronic and optical
properties of (100) Ge
The unique electronic and optical properties of Ge make it the desired candidate in
advancing the above mentioned fields. This section provides background on how these
properties originate from the unique band structure of Ge, and the important role biaxial
tensile strain in enhancing these desired properties.
Computational results have predicted that in-plane mobility for both electrons and holes
in (100) Ge thin films increase as biaxial tensile strain is applied to the film, illustrated in
Figure 1.1a. In addition, high levels of biaxial tensile strain can convert Ge into a direct
band gap semiconductor, as shown in Figure 1. lb 1. These effects originate from the
changes in Ge band structure under biaxial tensile strain, illustrated in Figure 1.2. Biaxial
tensile strain, denoted by E in the figure, splits the energy levels of the light hole and
heavy hole bands at the valence band maxima, shifting holes to the light hole band,
resulting in enhanced hole mobility.
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Figure 1.1. Calculated carrier mobilities (a) and bandgap energy (b) of (100) Ge
tensile strain (Figures reproduced from Ref [10]).
as function of biaxial
On the conduction band side, as the direct band gap Er shrinks faster than the indirect
band gap EL with biaxial tensile strain, the probability of electrons populating the F valley
increases. Because the F valley has a lower in-plane effective mass than the L valley, the
collective electron mobility increases slowly as more electrons populate the F valley.
When the biaxial tensile strain is increased above about 1.4% strain, the F valley is lower
than the L valley, Er,< EL,,, as shown in Figure 1. lb, making Ge a direct band gap
20
-... Indirect band gap
Direct band gap
material. In addition, most electrons in the conduction band will now reside in the F
valley. This explains the abrupt increase in electron mobility at about 1.4% tensile strain
in Figure 1.1a. Furthermore, as the direct band gap shrinks, the curvatures of the light
hole band and the conduction band F valley increase, resulting in further enhancement of
hole and electron mobilities.
E E
(a) (b)
Conduction Band
L rLErr
Er EL ErE ELsL k !; -- ---- _ - k
Light hole
Figure 1.2. Ge band structure without (a) and with (b) -1.4% biaxial tensile strain.
In fact, tensile-strained Ge potentially possesses some of the highest electron and hole
mobilities among group-IV and III-V materials (
Table 1.1). Furthermore, unlike Si or GaAs, the electron and hole mobilities can be
comparable in tensile-strained Ge at a certain amount of strain, making it an excellent
material for both p-MOS and n-MOS.
Carrier mobility (cm 2/V- s)
Electron Hole
1.5% tensile-strained 
~12000 
-20000
Ge
Ge 4000 2000
Si 1400 450
GaAs 8500 400
Table 1.1. Comparison of carrier mobilities in tensile-strained Ge with other semiconductors under
consideration for high speed CMOS channels
When the Ge direct band gap and indirect band gap crossover at about 1.4% of tensile
strain, the direct band gap is predicted to have a value about 0.6 eV, corresponding to
about 2 pm in band-to-band emission wavelength. Under even higher tensile strain, the
band-to-band emission wavelength can be as long as 10 ptm.30  On the other hand,
considering quantum confinement in device design, it is also feasible to tune the emission
wavelength down to about 1.5 gm for tensile-strained Ge quantum wells. The potential of
covering a wide range of emission wavelength makes tensile-strained Ge an excellent
candidate for optoelectronic devices emitting in the near-IR range.
We pursue the growth and properties of Ge/Ill-V epitaxial heterostructures within this
thesis. One goal is to induce a large amount of tensile strained to (100) Ge thin films,
therefore allowing us to test the theoretical predictions and possibly open the path for
application in novel devices and circuits.
1.3 Organization of this thesis
Chapter 2 details the materials growth and characterization techniques that were
employed for the work described in the thesis. Chapter 3 presents the set of experiments
of Ge growth on GaAs and detailed discussion on the impact of heterovalency during Ge
epitaxy on GaAs surfaces independent of strain. Chapter 4 follows with a
photoluminescence study of these Ge epitaxial thin films on GaAs and correlates the
luminescence properties with the unintentional doping of Ge by Ga and As during the
epitaxy. These results help us further our understanding of the initiation process of Ge
epitaxial growth on GaAs. In Chapter 5 we extend the result from Chapter 3 and 4 and
demonstrate that III-V compound such as InxGa 1 xAs can indeed be used as epitaxial
template to induce large amount of strain in (100) Ge. In Chapter 6, we present growth of
more complex Ge/HI-V heterostructures and discuss how they can be used to fabricate
advanced engineered substrates. Chapter 7 presents a novel low cost process for
fabrication of GaAsOI structures. We present the successful demonstration of this process
on small scale and discuss the key considerations to apply this process to fabrication of
large diameter GaAsOI substrates. Finally, in Chapter 8, we summarize the work in this
thesis, and offer suggestions of future paths that can be explored to take our work further.
Chapter 2 Materials Growth and Characterization
2.1 Metalorganic chemical vapor deposition (MOCVD)
All the heterostructures presented in this study were grown using a custom-built Thomas
Swan/AIXTRON low pressure MOCVD system with a close-coupled showerhead
configuration. An image of the reaction chamber is shown in Figure 2.1
Figure 2.1. Photograph of the reaction chamber of the MOCVD that was used to grow the samples
reported in this thesis. The flip-top showerhead, through which all gases are injected into the chamber, is
currently raised, revealing the 6 x 2" susceptor is currently installed in the chamber.
Like most MOCVD reactors set up to grow As- and P- films, our reactor is installed with
the group-III metalorganic sources trimethylaluminum (TMAl), trimethylgallium (TMGa)
and trimethylindium (TMIn) which serve as the aluminum (Al), gallium (Ga) and indium
(In) precursors respectively, as well as the group-V hydride sources arsine (AsH 3) and
phosphine (PH 3) which are the precursors for As and P. Dimethylzinc (DMZn) and
0.01% (balance H2) disilane (Si 2H6) are the p-type and n-type dopant sources,
respectively. In addition, the reactor is also installed with Isopropyl alcohol (IPA) as an
oxygen source for growing A12 0 3, 31-33 as well as trimethylantimony (TMSb) for growing
Sb-films.
What truly sets our system apart from most other MOCVDs in operation is the added
presence of group-IV sources, specifically silane (SiH 4) and germane (GeH 4), as well as
1% diborane (B2H6) for p-doping (n-doping is carried out using PH3 , though AsH3 can
potentially be used as well). This means that the reactor has the unique capability to
fabricate Si, Ge, and HI-V thin films, thus allowing for the in situ grown Ge/Ill-V
heterostructures demonstrated in this study. Our MOCVD reactor was the first ever
system with such a capability when it was commissioned in 2005, and, to the best of our
knowledge, is likely still the only such system in the world. More details of the operation
of this system can be found in Lee's thesis.34
The system uses Nitrogen (N2) and hydrogen (H2) as carrier gas. For all growth Nitrogen
was used as the carrier gas and the chamber pressure was 100 Torr. The growth
temperatures were established by optical pyrometry measurements of the wafer surface.
The system is also equipped with an EpiTT that monitors the reflectivity of the growth
surface at wavelength of 635 nm in real time, providing information about growth
transitions, initiation times, and layer thicknesses. To illustrate, Figure 2.2 shows the
wafer surface reflectivity as a function of growth time for a Ge growth on GaAs at 475 "C.
Before Ge growth started, the GaAs surface reflectivity was constant at 0.35. At 101 sec,
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Figure 2.2. Reflectivity of wafer surface recorded by EpiTT as a function of growth time for a growth of
Ge on GaAs at 475 "C; t=101s, GeH 4 turned on; t-105, incubation period; t=290s, first peak of constructive
interference; t=412s, second peak of constructive interference; t=820s, GeH 4 turned off.
GeH 4 was introduced to the chamber. Since Ge is more reflective than GaAs at 635 nm
wavelength, the surface reflectivity increases upon Ge deposition During the growth, the
reflectivity peaks when constructive interference occurs between the reflected beams
from the Ge and GaAs surfaces. This condition occurs when 2d=m)Vn is satisfied, where
d is thickness of the Ge film; m is any natural number; 2=635nm is the wavelength of
light source used by EpiTT; and n is the Ge refractive index for 2=635nm at 475 "C,
estimated to be 5.59 from ref [35,36]. The valleys of reflectivity intensity occur when
2d=(m+112))/n is satisfied. The film thickness can be estimated by counting the peaks.
For example, at 290 sec, m equals 1 and the Ge film thickness dI is estimated to be 57 nm.
At 414 seconds, the Ge thickness is about 114 nm, d2=2d. It can be observed that the
time needed to grow the first d, (-190 seconds) is longer than that needed for the second
di (-120 seconds). This suggests that there is an incubation period at the beginning of the
Ge growth on GaAs, which we examined in this study.
2.2 Characterization techniques
The composition and strain of the epitaxial thin films were characterized by x-ray
diffraction (XRD). Strain levels of Ge thin films were measured by Raman spectroscopy
using a Kaiser Hololab system with a 514nm Ar-ion laser in a backscattering
configuration. The surface morphology of the Ge thin films was characterized by atomic
force microscopy (AFM). Cross-sectional transmission electron microscopy (XTEM) was
used to accurately determine the film thickness and examine the film quality. XTEM
specimens were prepared with traditional mechanical grinding techniques, following by
an argon ion milling step to establish regions that were electron transparent. The XTEM
imaging was conducted on a JEOL 2010FX system. Photoluminescence (PL) spectra of
the thin film samples were taken in a backscattering configuration using a 514-nm Ar ion
laser with an excitation intensity of 20 W/cm2 . An InGaAs photodiode with response
range of 900-1700 nm was used as the detector to obtain the spectra. The sample stage
was cooled with compressed liquid He to reach a minimum temperature of 20 K.
Secondary ion mass spectrometry (SIMS) and spreading resistance analysis (SRA) were
used to analyze the impurity and active carrier concentrations in the thin films. SRA was
conducted by Solecon Labs, Inc and SIMS analysis was provided by Evans Analytical
Group.
Chapter 3 Growth Initiation of Ge on GaAs
3.1 Growth initiation of Ge on GaAs
Unlike epitaxy in Ge/SiGe/Si or Ge/GeSn/Si systems, where all the layers consist of only
non-polar group IV elemental semiconductors, Ge epitaxy on III-V compound
semiconductors involves a heterovalent interface of between polar and non-polar
semiconductors. A few groups have investigated Ge growth on GaAs substrates using
MBE systems but reported different results.37-40 A few of them showed non-planar
growth even though the lattice mismatch between Ge and GaAs is negligibly small 37,38
This was attributed to the difference in valence structure between Ge and GaAs. The even
fewer reports on Ge growth on GaAs via CVD did not provide details of the growth
41,42process and its influence on film morphology. Our first challenge was to understand
the impact of heterovalency on Ge epitaxy and to identify a growth technique for high
quality Ge epitaxy on III-V substrate with low-pressure MOCVD.
The different valence characteristics at the GaAs (100) surface pose a challenge to Ge
epitaxy. Substrate surfaces greatly affect the initiation of epitaxial growth and thus
determine the morphology and the quality of the films. The GaAs surface is known to
have different surface reconstructions at different temperatures or under different ambient
conditions43. Figure 3.1 shows the ball-and-stick model of two surface reconstructions
with very different surface As or Ga coverage. Table 3.1 summarizes the possible surface
reconstructions at different temperature range and ambient conditions. These surface
reconstructions have different stoichiometry and thus different valence structures
which can potentially affect Ge growth initiation.
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Figure 3.1. Ball-and-stick model of two possible reconstructions of (100) GaAs surface: a) As-rich c(4x4)
reconstruction, b) Ga-rich c(8x2) reconstruction, after biegelsen et al.43
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In order to study this effect, we altered the stoichiometry (Ga-to-As ratio) of the GaAs
surfaces by employing different surface preparation techniques and compared the quality
of Ge epi-layers initiated on these different surfaces. Figure 3.2 shows the morphology of
Ge thin films grown on GaAs substrates with three different surface preparation
techniques. Table 3.2 summaries the growth procedure for each of them and two other
samples not shown in Figure 3.2, which will be discussed in later in this section.
Table 3.1. List of surface reconstructions of (100) GaAs under different temperature range and preparation
mode, and their corresponding surface As coverage ratio, after Massies et al.44
Temperature range Surface structure Preparation mode Surface coverage 0 As
(0C) (after ref. 1131)
650 c(8 x 2) MBE or annealing 0.22
600-550 (4 x 1) of c(2 X 8)
600-550 (3 X 1)
600-550 c(6 X 4) 0.37
500-450 (1 x 6) 0.52
500-450 c(2 X 8) 0.61
350-300 c(4 X 4) As adsorption or 0.86
150 ( x 1) annealing of (1 X 1) ?
Table 3.2. Process
surface
variants of different surface preparation techniques to initiate Ge on GaAs (100)
Growth Sample a Sample b Sample c Sample d Sample eSteps
1 GaAs homoepitaxy at 650 *C
Cooling to Cooling to Anneal at 650 *C Cooling to Cooling to
2 475 *C under 475 *C under under N2  350 *C under 475 "C under
100 seem AsH 3  100 secm AsH3  ambient for 10 100 seem AsH 3  100 seem AsH 3
flow flow minutes flow flow
3 Shut off AsH 3, Shut off AsH 3, Cooling to Shut off AsH 3, Shut off AsH 3,pause for 10 pause for 10 350 *C under N2  pause for 10 pause for 10
seconds seconds ambient seconds seconds
4 Ge growth at Flow 50 sccm Ge growth at Flow 50 seem Flow 50 seem475 *C with 100 TMGa for 15 350 OC with 100 TMGa for 15 TMGa for 15
seem GeH4 flow seconds sccm GeH 4 flow seconds seconds
5 Shut off TMGa, Shut off TMGa, Cooling topause for 10 pause for 10 350 *C under N2
seconds seconds ambient
6 Ge growth at Ge growth at Ge growth at475 *C with 100 350 "C with 100 350 *C with 100
scem GeH 4 flow seem GeH 4 flow seem GeH 4 flow
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Figure 3.2. AFM images of Ge initiation layers grown on (100) GaAs surface with low Ga-to-As ratio
(sample a) and high Ga-to-As ratio (sample b and c).
For all samples, (100) GaAs substrates were used and a GaAs homoepitaxial layer was
grown at 650 "C to ensure a high quality epi-ready surface. For sample a, an AsH 3
overpressure was kept until 10 seconds before Ge growth. This procedure preserves the
typical GaAs surface obtained during GaAs MOCVD, which is known to be a c(4x4) or
d(4x4) surface reconstruction as illustrated in Figure 3.1a, with multiple layers of As on
the surface 46. For sample b, a 15 second pulse of TMGa flow was inserted between
shutting off the AsH 3 flow and turning on the GeH4 to consume the excess As and
increase the Ga-to-As ratio at the surface. For sample c, instead of flowing TMGa to
consume the excess As on the surface, the substrate was annealed in N2 ambient for 10
minutes at 650 "C before cooling down to Ge growth temperature. Given that As has a
high vapor pressure at this temperature, the anneal should drive some of the As off the
surface and form surface reconstructions with higher Ga-to-As ratio (e.g., (4x2) or (8x2)
reconstruction). The substrate was then cooled down under an N2-only ambient to the Ge
growth temperature and Ge was directly initiated on this surface. Due to different surface
conditions and different Ge growth temperatures, it was difficult to keep the Ge thickness
identical for all three samples. However, the Ge layer thickness was kept low enough (on
the order of 10 nm) to study the film morphology at the initial stage.
As shown in Figure 3.2, the AFM image reveals pits in the Ge layer in sample a. In the
XTEM image shown in Figure 3.3a, the pits appeared to penetrate the entire film
thickness. The formation of the pits destroys the integrity of the film and prevents the
possibility of FET device fabrication with this Ge layer. For sample b, the surface is flat.
The features on the surface have average step height of 2 A, corresponding to the atomic
steps on the Ge surface. The RMS roughness of this sample is only 0.14 nm, about the
lowest that can be achieved during epitaxy. For sample c, the surface was as flat as that
observed with sample b, again with no pit formation, but the atomic steps were not as
distinct as in sample b. A cross-sectional TEM picture of sample c is shown in Figure
3.3b.
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Figure 3.3. XTEM images of Ge initiation layers grown on (100) GaAs surface with low Ga-to-As ratio
(sample a) and high Ga-to-As ratio (sample c).
The results indicate that a surface with higher Ga-to-As ratio facilitates high quality Ge
epitaxy. The results are consistent for a wide range of Ge growth temperatures, between
350 "C and 500 *C. A possible explanation of this phenomenon relates to the formation
energy of Ge-Ga bonds and Ge-As bonds. Wang et al. observed that during Ge epitaxy
on GaAs by MBE, the Ge film initiated by forming a Ge-Ga dimerized (1x2) surface,
which suggests that the Ge-Ga dimer has a lower energy state than the Ge-As dimer 37.
Our observations are consistent with this theory. For the case of sample a, where the
Ge
GaA s 
..-- 10nm
GaAs surface was covered by multiple layers of As, Ge adatoms needed to diffuse
through the As layers to bond with Ga atoms. We speculate that the excess As atoms
formed clusters that locally impeded Ge adatom attachment, facilitating the pit formation.
For the GaAs surfaces with a high Ga-to-As ratio (samples b and c), there were more
available surface sites for Ge adatoms to bond, resulting in a uniform epi-layer. When
thicker films were grown using the procedures for samples b and c, the films were found
to retain flatness regardless of the thickness.
3.2 TMGa pyrolysis on GaAs surface
We demonstrated two different methods to achieve GaAs surfaces with high Ga-to-As
ratio. The method of pulsing TMGa to consume excess surface As works best at higher
Ge growth temperature (450 0C - 500 *C). For example, for sample b described above, the
TMGa pulse was introduced to the chamber at 475 *C, followed by GeH 4 flow at the
same temperature and the film was high quality. However, for another sample not shown
in Figure 3.2 or Figure 3.3 (sample d in Table 3.2), when TMGa was flowed at 350 *C,
the subsequent Ge growth at 350 *C had a very long incubation time, as shown by EpiTT
data in Figure 3.4 line 3, and yielded a film with much higher surface roughness. We
attribute this to the likely incomplete pyrolysis of TMGa at 350 *C. In another sample,
when TMGa was flowed at 475 *C followed by cooling the substrate to 350 "C under an
N2-only ambient to initiate Ge growth (sample e in Table 3.2), the initiation time was
reduced (Figure 3.4 line 2) but was still longer than the case for sample c described in
Table 3.2 (Figure 3.4 line 1), which was grown at the same temperature with the N2
anneal at 650 'C surface preparation technique. In addition, sample e had surface
roughness of 0.27 nm, while sample c has lower roughness of 0.18 nm. Furthermore,
36
SIMS analysis revealed a carbon concentration peak of 3x10' 9 cm~3 at the Ge/GaAs
interface in sample e (not shown here).
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Figure 3.4. Wafer surface reflectivity recorded by EpiTT as a function of growth time: 1) Surface
annealed at 650 'C, Ge growth at 350 *C; 2) TMGa flowed at 475 "C, Ge growth at 350 C; 3) TMGa
flowed at 350 C, Ge growth at 350 *C. Line 1 indicates the shortest initiation time.
To explain the phenomena described above, we need to discuss the details of TMGa
pyrolysis and its reaction with the surface. Larsen et al. have shown that TMGa pyrolysis
is completely inhibited at temperatures below 400 "C in a nitrogen ambient 47 . Thus only
a very small fraction of the TMGa introduced at 350 'C reacts with the surface, and the
surface Ga-to-As ratio does not change significantly. Most of the TMGa was simply
pumped away. When GeH4 was introduced in the next step, the surface it faced was still
covered by excess As, leading to the long incubation time and defective Ge layer.
At temperatures above the minimum pyrolysis temperature, it was suggested that TMGa
pyrolysis produces gallium complexes in the form of Ga(CHn),. Under normal reaction
condition, n equals to 3 and the process can be summarized by the following reaction
scheme 48-50.
TMGa(gas) -> Ga(CH 3),(ad) + (3-x)CH 3  (1< x <3) T < 500 "C (1)
TMGa(gas) -- Ga (ad) + 3CH 3  T > 500 "C (2)
For GaAs growth under 500 "C, GaAs is formed though the following reaction:
AsH3 (gas) -> AsHy(ad) + (3-y)H (0< y <3) (3)
Ga(CH 3)x(ad) + AsHy(ad) -> GaAs + hydrocarbons(gas) T < 500 0C (4)
The temperature 500 'C here is the threshold temperature of complete pyrolysis, but it
can be as low as 465 "C for H2 ambient and as high as around 530 "C for N2 and He
ambient. [Stringfellow p164]47'51. When TMGa was introduced to the chamber of a N2-
only ambient at 475 'C, partial pyrolysis occurred as described by reaction (1). Absence
of AsH 3 prevented reactions reaction (3) and (4). The gallium complexes, mainly
monomethylgallium(MMGa) and dimethylgallium(DMGa), migrate on the surface until
trapped by surface As atoms, forming a self-limiting monolayer. This monolayer
absorption of gallium complex is utilized as the self-limiting mechanism for atomic layer
epitaxy (ALE) of GaAs 2,53. Without AsH 3 in the ambient, the Ga-C bonds in MMGa and
DMGa disassociate only when GeH4 was introduced, through the following reaction:
GeH 4(gas) -* GeHy(ad) + (4-y)H (0< y <3) (5)
Ga(CH 3)x(ad) + GeHy(ad) + As(surface)
-* GaAs + Ge + hydrocarbons (gas) T < 500 "C (6)
Therefore the temperature at which GeH4 is first introduced determines the temperature
where reaction (6) can proceed and affects the decomposition of the gallium complexes.
It has been found that during low temperature GaAs growth with TMGa as the Ga source,
a small portion of the third Ga-C bond would not disassociate, resulting in C
incorporation in the GaAs as a p-type dopant54 57. The carbon doping level was found to
increase monotonically with decreasing growth temperature and levels on the order of
1020 Cm-3 were obtained through this mechanism at temperatures around 400 "C. This
explains the carbon concentration of 3x1019 cm-3 found at the Ge/GaAs interface for the
sample where GeH4 was introduced at 350 *C after the TMGa pulse at 475 *C. The long
incubation time and high roughness of this sample could be induced by high C
concentration or incomplete As consumption on the surface. In contrast, for sample b
where the TMGa pulse was introduced to chamber at 475 'C and GeH 4 growth was
started at the same temperature, the carbon concentration was found to be 2x101 cm-3
and the film was much smoother.
These results show that the method of flowing TMGa is difficult to implement at low
growth temperature, around 350 *C. In contrast, the second method to obtain high Ga-to-
As ratio, which is simply to anneal the surface at higher temperature (500"C to 650'C) in
a N2-only ambient before cooling down to the Ge growth temperature, was found to be
more robust and reliable and yielded smoother Ge films. Annealing at 500"C to 6500C for
5 to 15 min was effective at yielding high quality Ge growth on GaAs at any temperature
between 350"C and 500"C. We applied the annealing preparation method for the rest of
our experiments, with slight modifications when applicable.
3.3 Effects of substrate orientation on Ge thin film morphology
Offcut substrates are commonly used for growth of GaAs on Ge, in order to avoid anti-
phase boundary (APB) formation in the GaAs layer 58-60. APB formation is not a concern
for Ge growth on GaAs (APBs cannot form in Ge with only one element in the layer),
and as shown above, high quality Ge thin films were grown on exact-(100) GaAs
39
substrates. Nevertheless, fabrication of Ge optoelectronic devices may require Ge layers
to be sandwiched between two III-V semiconductor layers to obtain desired quantum
confinement characteristics. Offcut substrates would be preferable for these structures to
suppress APB formation in the III-V capping layer. It has been shown that a 6" offcut is
sufficient to eliminate APBs in GaAs grown on Ge. Hence, we grew Ge on a (100) GaAs
substrate with 60 offcut towards the [011] direction to investigate the influence of
substrate offcut on Ge growth.
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Figure 3.5. AFM images of Ge grown at 475 *C on (100) GaAs substrate with 60 offcut towards [011],
using optimum surface preparation for Ge initiation.
Figure 3.5 shows the surface morphology of a Ge thin film grown on this offcut substrate.
Using the same surface preparation and growth condition for sample b as described in
Table 3.2, the Ge film grown on this 60 offcut substrate was found to form step bunches
along the [011] direction, equally spaced in the [011] direction. The height of these step
bunches are about 2 nm and the spacing between them is about 50 nm, resulting in a
surface RMS roughness of 0.64 nm, about four times higher than the Ge film grown on
substrate without offcut under the same condition. The step bunches and extra roughness
caused by using offcut substrates might pose a challenge to future device fabrication.
3.4 Summary
In this chapter, we have observed that surfaces with high Ga-to-As ratio are essential to
initiate smooth, pit-free Ge thin films on GaAs. We have investigated different surface
preparation methods and found that annealing under N2-only ambient between 550 0C and
650'C is a reliable method to achieve surfaces with high Ga-to-As ratio. With these
procedures, we have grown structurally high quality Ge thin films on GaAs. In the next
chapter, we will investigate the optical properties of these Ge thin films.
Chapter 4 Photoluminescence and Electronic Properties
of Epitaxial Ge on GaAs
4.1 Photoluminescence of Ge on GaAs
Table 4.1 summarizes the growth conditions for samples analyzed in this chapter. All
samples were grown on epi-ready (100) GaAs substrates without offcut. For sample 1 and
2, the growth sequence was a follows: (a) a 0.5 iim GaAs homoepitaxial layer was grown
at 650 'C, (b) in the absence of an AsH 3 overpressure the GaAs was annealed at 600 'C
for 10 min to enable a Ga-rich surface, and (c) cooled to the Ge growth temperature. In
the last Chapter, we have shown that this growth procedure, which promotes a GaAs
surface with high Ga-to-As ratio, resulted in high quality Ge heteroepitaxy on GaAs.
Table 4.1. Growth condition of samples analyzed in chapter 4
111-V Compound Ge Growth Ge Layer Surface
Growth: Temperature Thickness Preparation
Template/Growth Procedure*
Temperature
Sample 1 GaAs/650 'C 450 'C 600 nm A
Sample 2 GaAs/650 "C 350 'C 130 nm A
Sample 3 GaAs/650 'C 450 "C 300 nm B
Sample 4 AIAs/650 'C 450 'C 140 nm A
* A: 10 min annealing without AsH3 overpressure at 600 "C, cooling to Ge growth temperature without
AsH3 overpressure. B: No annealing at 600 "C, cooling to Ge growth temperature with AsH3 overpressure.
Figure 4.1 shows a cross-sectional TEM (XTEM) image of sample 1. The Ge film for this
structure was grown at 450 'C and the Ge film thickness was 600 nm. AFM
measurements (see Figure 4.2) showed a very low RMS roughness of 0.123 nm on a 10
pm x 10 pm scale. For sample 2 the Ge growth temperature was 350 'C and the Ge film
thickness was 130 nm and the RMS surface roughness was 0.145 nm. No structural
growth defects were observed by TEM or AFM for either sample, confirming high
quality Ge on GaAs heteroepitaxy. For investigation of the effects of annealing on the
Ge thin films, a piece of each sample was subsequently annealed at 700 'C for 10 min in
nitrogen ambient.
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Figure 4.1. XTEM image of sample I showing defect free Ge layer grown on GaAs
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Figure 4.2. AFM image of sample 1 showing 0.2 nm tall atomic steps on the surface. a) scale: 10 um x 10
um, RMS roughness: 0.123 nm, b) scale: 1 um x 1 um, RMS roughness: 0. 114 nm
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Figure 4.3 shows the PL spectra of two samples of Ge thin films grown on epi-ready (100)
GaAs substrates. PL analysis was conducted on the as-grown and annealed samples at 20
K and 300 K. Similarly to Si, at cryogenic temperatures the luminescence signal from the
6 1-65Ge is dominated by radiative recombination from the indirect band gap . At room
temperature, however, the luminenscence properties of Ge differ from that of Si. Due to
the small energy difference between the direct and indirect band gap transitions in Ge, the
widening of the electron distribution leads to a finite population of electrons into the
higher energy F valley, enabling luminescence from Ge direct band gap. A number of
reports refer to an enhancement of luminescence from Ge direct band gap with increasing
66-68 16
temperature , including Sun's recent work on PL on Ge-on-Si . In addition, Sun's
work also showed that n-type doping can be used to significantly enhance luminescence
from Ge direct band gap16. N-type doping raises the Fermi-level and increases the
probability for electrons occupying states in the direct F valley, enabling efficient band-
to-band optical transitions at room temperature.
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Figure 4.3. Photoluminescence (PL) spectra at 20K (a) and 300K (b) of sample 1 and sample 2 before and
after annealing at 700 *C for 10 min in a nitrogen ambient. Both samples only exhibit luminescence after
annealing.
As shown in Figure 4.3, both samples exhibit luminescence from the Ge indirect band
gap at 20K and the Ge direct band gap at 300K. However, luminescence was only
observed after annealing the samples at 700 'C for 10 min. This indicates that the Ge
layer, which was grown at low temperature, had a high level of defects which were
undetectable via TEM. It is likely that vacancies and other point defects in the as-grown
Ge film facilitate non-radiative recombination of electron-hole pairs. The annealing at
elevated temperature improves the crystalline quality of the Ge and enhances radiative
recombination.
Both samples, when annealed, show strong luminescence at 20 K. The peaks at 0.739 eV
correspond well to the transverse acoustic (TA) phonon-assisted indirect Lc-F transition
70in Ge. More interestingly, we can see that although sample 1 exhibits weaker
luminescence from the Ge indirect band gap at low temperature, at 300K its
luminescence from Ge direct band gap is much stronger than sample 2. The peak at 0.803
eV corresponds well with the Ge direct Fc-Fv transition. To our knowledge, the
observation of the peak at 0.803 eV is the first observation of room temperature
luminescence from the direct band gap of epitaxial Ge thin films grown on III-V
compound templates. We should note that the peak at -0.75 eV is not consistent with
emission from the indirect gap transition since radiative recombination through the
indirect band gap transition in Ge has a long recombination lifetime and is normally only
observed at cryogenic temperatures.65 Liu et al. reported the observation of the peak at
0.75 eV as well and suggested it was not due to a band-to-band transition 71. At this time,
the origin of this peak is unclear.
As we observed and others have reported, it is clear that temperature, higher excitation
intensity, and n-type doping enhance luminescence from the Ge direct band gap. Since
the sample 1 and 2 were tested at same temperature and same excitation intensity, the
result suggested that they have different doping profiles even though neither film was
intentionally doped. It is well-known that Ga and As dope Ge films p-type and n-type
respectively, and given the in situ processing we expected some memory effects of the
III-V compound epitaxy to affect the electrical properties of the Ge thin films. To better
understand the doping properties of the two samples we analyzed both films with SRA
and SIMS.
4.2 Spreading resistance analysis of Ge on GaAs
Figure 4.4 shows the SRA depth profiles of sample 1 and 2 pre and post anneal. The
active carrier concentration and type in the Ge thin film are plotted against depth from the
surface. The data was calibrated against measurements on bulk Ge substrates with known
resistivity and bulk Ge carrier mobilities have been assumed to calculate the carrier
concentration. The accuracy of carrier concentration is within +/-20%, and sampling
volume correction adds an additional uncertainty of +/-15%. The error bars in Figure 4.4
accounts for both of these uncertainties. The accuracy of depth scale is within +/-3%.
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Figure 4.4. Spreading resistance analysis (SRA) results showing active carrier concentration and type for
samples I and 2 before and after 10 min anneal at 700 C under nitrogen ambient. Annealing does not
change the doping characteristics for either sample.
It can be seen that annealing does not change the SRA characteristics for either sample 1
or sample 2. Sample 1 contains a p-n junction as it is n-type closer to the surface and p-
type closer to GaAs interface, while sample 2 is p-type throughout the layer.. The
depletion region for the sample with a p-n junction shows the characteristic sharp
downward spike between the n and the p region in the SRA profile
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The SRA data supports the PL spectra observations as the n-type Ge in sample 1 would
enhance its direct band gap luminescence at 300 K, while the heavy p-type doping in
sample 2 would reduce the probability of electrons populating the F valley, thus
inhibiting direct band gap luminescence. Our results reaffirm the argument that n-type
doping enhances luminescence from the Ge direct band gap.
Additionally the SRA results suggest that although annealing does not change the overall
doping character of the Ge film, it does slightly enhance the p-doping levels in both
samples and the change in dopant distribution is also demonstrated by the changing of the
pn junction position for sample 1. We will discuss these observations in the following
section.
4.3 SIMS of Ge on GaAs
We conducted SIMS analysis on the samples discussed in the previous section to
determine the origin of the doping profiles measured by SRA. The SIMS profiles
scanned for common Ge n-type dopants (As, P, and Sb) and p-type dopants (B, Ga, In,
and Al). Care had to be taken to ensure that As and Ga species, which have atom masses
very close to Ge isotopes, did not interfere with the measurements. To reduce mass
interference and obtain the highest accuracy SIMS, Ga and As concentrations were
scanned for separately. P, Sb, and As were scanned for with a Cs' ion beam, together
with impurities such as C, 0, N, and Si. B, Al, Ga, and In, were scanned for with an 02+
ion beam. With these scan conditions, the detection limits for Ga and As are 1E17
atoms/cm 3 and the accuracy of concentration and depth are 30% and 10%, respectively.
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In general, we found concentrations of impurities other then Ga and As were below SIMS
detection limit and well below the levels needed to affect the doping characteristic of the
Ge film. Figure 4.5 shows the SIMS profiles of Ga and As in the Ge layer for the two
unannealed samples. For easy comparison, zero in scan depth is set to the Ge/GaAs
interface with the Ge layer left of the interface. Negative 600 nm on the x-axis
corresponds to the Ge surface for sample 1 and negative 120 nm corresponds to the
surface of sample 2. SIMS artifacts caused by the surface (-10 nm of scan length) were
removed from scans.
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Figure 4.5. Secondary ion mass spectroscopy (SIMS) of Ga and As in the Ge epitaxial layer for sample 1
and 2
For both samples the SIMS shows the initial layer of Ge epitaxy, where SRA results in
Figure 4.4 indicate highly p-type character, the Ga level is more than an order of
magnitude higher than the As level. Away from the Ge/GaAs interface (i.e., as the Ge
growth continued) the Ga level decreases super-exponentially. For sample 2 the high Ga
level persists and is considerably higher than the As level throughout the film thickness,
doping the entire Ge film p-type (the Ge film is much thinner for sample 2). For sample 1,
the Ga level decreases to nearly the same level as the As concentration after 400 nm of
Ge growth thickness, but remains higher then As concentration throughout. The excess
presence of Ga in the SIMS seems contrary to the fact that the SRA (Figure 4.4a) shows
sample 1 is n-type near the surface, and that there is a p-n junction approximately 200 nm
from the Ge/GaAs interface. There are two possible cause of this inconsistency. First,
although SRA and SIMS analysis when used together provide powerful insights on
impurity and doping character of epitaxial thin films, the absolute values of
concentrations determined by SRA and SIMS from the same sample are not directly
comparable, due to the different calibration methods used in each analysis. In this case,
we suspect there is a slight under estimation of As concentration in the SIMS analysis.
Secondly, SRA measures the electrically active carrier concentration, while SIMS
measures concentration of an impurity element regardless whether is electrically active or
not. We believe that the Ga concentration incorporated in the Ge layer in the as-grown
sample is less than 100% electrically active, due to the relatively low growth temperature.
A comparison of Ga and As SIMS profiles in sample 1 before and after annealing (Figure
4.6) also supports this argument. We can see that after annealing at 700 'C for 10 min,
the Ga and As concentration had nearly no change throughout the Ge film, except for the
first 40 nm of Ge film close to the Ge/GaAs interface. Nevertheless, as point out in the
last section, a comparison of Figure 4.4a and Figure 4.4b suggests that after annealing,
the n-type doping of the n-type part of the Ge film close to the surface decreased slightly,
while the p-type doping of the p-type part of the Ge film close to the Ge/GaAs interface
increased slightly, and the p-type region became slightly wider, moving the p-n junction
closer to the surface. Here it's worth pointing out that direct comparison of absolute value
of concentration of two SRA scans is valid and even the slightest change suggests actual
difference in the samples, because all the samples were scanned with exact same
condition and data extraction was done with exact same calibration. The same holds for
comparing SIMS profiles. So the above analysis indicates after annealing the Ge thin film
in Sample 1 overall becomes more p-type throughout the film, while there's no change in
total concentration of Ga. The only logically explanation is that not the entire population
of the incorporated Ga was electrically active in the as-grown sample, and the annealing
process activates more Ga to be electrically active.
Through the above analysis, we clearly established that Ga and As incorporation and
compensation determines the overall doping profile of the Ge layers grown on GaAs,
which affects the luminescence properties of the Ge film.
4.4 Ga incorporation in Ge epitaxial layer
The Ga and As levels in sample 1 (annealed and unannealed) shown in Figure 4.6
indicate that Ga and As do not incorporate into Ge film through solid-state diffusion since
the annealing process (10 min at 700 'C), which is much higher thermal budget than the
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Figure 4.6. Comparison of SIMS profile of Ga and As concentration in the Ge epitaxial layer of sample I
before and after 10 minutes anneal at 700 C under nitrogen ambient. After the anneal, with the exception
of the first 40 nm close to the Ge/GaAs interface, the Ga and As concentrations remains unchanged
throughout the Ge layer.
initial growth process (10 min at 450 C), only changed the Ga and As profiles
marginally and its effects were limited to the first 50 nm of Ge film thickness. As
illustrated in Figure 4.7, the change in the Ga concentration profile in the first 50 nm of
the Ge film after annealing can be modeled well with a typical error function diffusion
profile, assuming the GaAs substrate act as a saturated Ga source, according to the
following equation.
C(x, t) = C, 0 rGa j EC
2 DGa $t
Here C(x, t) is the concentration of Ga in the Ge layer at position x, after annealing time t;
x is the distance into the Ge layer from the Ge/GaAs interface; Css,Ga is the solid solubility
of Ga in Ge, which is about 2.7x1020 cm-3; 72 and DGa is the diffusivity of Ga in Ge at the
annealing temperature, which is approximately 3.3 1x10-15 cm2/s73,74
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Figure 4.7. Replot of SIMS profile of sample 1 Ga profile in the Ge layer close to the Ge/GaAs interface
before (A) and after (0) 10 min anneal at 700 1C, and comparison to calculated Ga level (solid line)
assuming error function diffusion profile, and saturation of Ga in Ge layer at Ge/GaAs interface. It is
apparent that thermally activated diffusion cannot account for the high Ga levels that are present throughout
the as-grown Ge layer.
Eq. 4.1
Our analysis indicates that solid-state diffusion accounts for the Ga concentration
increase in the first 50 nm of Ge film close to the Ge/GaAs interface, but is not
accountable for the very high levels of Ga in the entire Ge layer present after a relatively
low temperature epitaxy sequence. This Ga incorporation during low temperature epitaxy
is due to another incorporation mechanism.
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Figure 4.8. Comparison of SIMS profile of Ga and As in the Ge epitaxial layer of sample 1 and sample 3.
For sample 3, the Ge was grown at the same temperature as sample 1, but the initial
GaAs surface had a low Ga-to-As ratio (i.e., the surface was As rich). For sample 3, after
GaAs homoepitaxy at 650 'C, the sample was cooled under an AsH 3 flow to 450 'C prior
to Ge growth. The AsH 3 overpressure was in place until 10 seconds prior to introducing
GeH4 (initiation of Ge growth) into the growth chamber. This procedure preserves the
typical GaAs surface structure obtained during GaAs MOCVD, which is known to be a
c(4x4) or d(4x4) surface reconstruction with the presence of excess As (low Ga-to-As
46ratio) on the surface. Our previous work showed that Ge thin films initiated on a GaAs
surface with a low Ga-to-As ratio led to incomplete Ge layer coverage at initial stage and
resulted in defective Ge layer, so we did not use this approach initially in this work.
However, for the purposes understanding the doping mechanisms during Ge epitaxy, we
examined this sample. Figure 4.8 shows that in sample 3, the Ga concentrations are
much lower than in sample 1 and in the part close to the Ge/GaAs interface it is even
lower than the As concentrations levels. SRA analysis of sample 3 (not shown here) also
confirms that Ge layer in Sample 3 is n-type throughout its thickness. After annealing the
sample for 10-min at 700 'C, PL spectra of sample 3 shows luminescence from the
indirect band gap at 20K and the direct band gap at 300K, which is consistent with the
luminescence properties of other films with a n-type character.
Based upon the data, we hypothesize that the GaAs surface Ga-to-As ratio plays an
important role in the ultimate Ga and As profiles in the subsequent Ge epitaxial film.
When As atoms are driven off the surface, the stable surface reconstruction for a (100)
GaAs surface with high Ga-to-As ratio is known to be (4x2) reconstruction with
monolayer of Ga dimerized along the [110] direction 6'75. The Ga atoms on the surface
serve as available binding sites for Ge adatoms to form Ga-Ge dimers,which have a a
lower formation energy than a As-Ge dimers76. The more favorable energetics for a Ga-
rich GaAs surface facilitates the initiation of Ge epitaxy. However, we postulate that in
conjunction with the Ga-Ge dimer formation, the Ga atoms exchange with the Ge atom
and segregate on the growth surface to lower surface energy. Thus, during the epitaxy the
surface segregated Ga atoms would be gradually incorporated into the Ge layer. If we
integrate the Ga concentration in sample 1 over the entire Ge film thickness we calculate
a sheet Ga density (dose) of 4.15x104 cm-2 , which is equals to 66.4% of the sheet density
of one monolayer of Ga on a (100) GaAs surface. This suggests that a majority of the Ga
atoms on the (4x2) reconstructed surface take part in the exchange process during the
ongoing Ge deposition. Similar surface segregation phenomena is well known for Si
layers deposited on SiGe surfaces, where the Ge from the SiGe layer would segregate to
the growing Si surface and result in Ge incorporation in the Si layer with a similar
decaying concentration profile to what we observed here for Ga in depositing Ge film77-80.
This type of process has been modeled with a two-state exchange kinetics model20,
modified from a dopant segregation exchange model'
From our analysis, we believe that a large percentage of Ga atoms on the Ga-rich GaAs
surface are incorporated into the Ge film but a portion are electrically inactive due to the
low growth temperatures, between 350 'C and 450 'C. Upon annealing at higher
temperature,700 'C, more Ga atoms become electrically active, resulting in the increase
of active p-type carrier concentration observed with SRA, and increasing the p-type
character of the Ge epitaxial layer.
We observed similar behavior for Ge epitaxial layers grown on AlAs layers where Al
incorporated into the Ge film. Figure 4.9 shows the Al and As concentration profiles in a
Ge epitaxial layer deposited on an AlAs surface (sample 4). A 120 nm AlAs layer was
grown after GaAs homoepitaxy at 650 'C. Following the same high III-to-V ratio surface
preparation procedure for samples 1 and 2, the surface was annealed at 600 'C in the
absence of AsH 3 for 10mins, before cooling to the sample to 450 'C for Ge epitaxy. It
can be seen in Figure 4.9 that the Al concentration levels in the Ge epitaxial layer close to
the Ge/AlAs interface are high and exceed the As concentration level and the Al
concentration decreases but persists for the rest of the film. After the sample was
annealed at 700 'C for 10 min, PL spectra of sample 4 revealed luminescence from Ge
indirect band gap at 20K but not from Ge direct band gap at 300K, indicating that it is of
p-type character. These results reinforce our theory that a surface preparation technique
that promotes a group III rich surface leads to excess group III (p-type) elements being
incorporated into Ge, which in turn suppresses luminescence from the direct band gap
transition.
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Figure 4.9. SIMS profile of sample 4 showing Al and As concentrations in a Ge epitaxial layer grown on
an AlAs surface.
It is interesting to note that the same surface exchange mechanism is not prevalent for a
As-rich surface. An As-rich GaAs surface, sample 3 for example, would have either a
c(4x4) or d(4x4) reconstruction with multiple layers of As dimers on the surface which
would also be more than the amount of Ga dimers on a Ga-rich GaAs surface. Looking at
the As concentration profiles for sample 3 in Figure 4.8, the same super-exponentially
decaying profile does not exist for the As concentration levels close to Ge/GaAs. We
believe that since Ge-As dimer formation costs more energy and As can readily leave the
surface through gas phase transport in the form of As 2, As 4, or AsH 3, As is less likely to
be trapped in the Ge during film growth. In fact regardless of the Ge initiation conditions,
the As concentration levels plateau at nearly the same value, mid 1017 cm 3, regardless of
the underlaying III-V layer and film thickness. This suggests that the As concentration in
the Ge film far from the interface is due to background levels of volatile As species
within the reactor ambient. We estimated a background As4 over pressure of lx10-6 _
1xl10 Torr (1.3x10 - 1.3x10-3 Pa). Incorporation of As through gas phase transport can
pose a challenge when attempting to control the background As level in the epitaxial Ge
thin film grown on HI-V compound templates. For some applications the background As
can be provide a benefit, as mentioned throughout this paper n-type doping can enhance
the optical properties of Ge. For cases where high background As concentration levels are
a hindrance, procedures would have to be developed to reduce the partial pressures of As 2
and As4 . For example, a system configuration with connected group IV and II/V growth
chambers would provide excellent control of the background impurity. However it would
require costly redesign and modification of the entire system. Intentional doping can also
be applied to compensate and mask out the unintentional doping, although additional
effects of high compensation level are not entirely clear.
It is interesting to note that our results point to a trade-off between surface morphology
and 'auto-doping'. To achieve planar Ge films at the lowest possible thickness, Ga-rich
surfaces are desired. Such surfaces avoid the 'pitting problem' which is due to a high
degree of surface diffusion and the tendency for Ge to bond to itself when the surface is
As-rich. However, Ga-rich surfaces result in much Ga exchange, resulting in high Ga
concentrations in the Ge film, and apparently a large concentration of it is not electrically
active. This trade-off appears fundamental in that excellent surface morphology is
achieved when there is a larger affinity for like-species (Ga and Ge) but a concomitant
increase in exchange is unavoidable without further process modification.
4.5 Summary
In this chapter, we investigated the correlation between growth conditions, auto doping
and optical properties of Ge thin films grown on GaAs and AlAs compounds. The results
from this investigation helped us develop further understanding on the surface process of
Ge epitaxy on III-V surface. It's likely that Ge epitaxy initiates by bonding to and
exchange with the surface group III atoms, which explains our observation in last chapter
that Ga-rich surface facilities fast initiation and high quality Ge epitaxy. As a result of
this mechanism, elevated levels of Group III element, Ga and Al, concentrations in the
Ge layer occur through surface segregation during Ge epitaxy and it strongly depends on
the III-to-V ratio of initial HI-V surface. Group V, As, concentrations are mainly
dependent on gas phase transport of volatile As2 and As4 in the growth ambient.
Incorporation of both group III and group V elements generate highly doped and
compensated Ge epitaxial thin films, and in addition to low growth temperature, possibly
increase the point defect density in the Ge layer. Luminescence studies of Ge/III-V thin
films stacks showed that the low growth temperatures for the Ge epitaxy inhibited the
activation of the doping species and resulted in point defect concentrations that
suppressed radiative recombination. A post growth annealing sequence was required to
observe luminescence from the Ge indirect band gap at 20K and the Ge direct band gap
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transition at 300K. Additionally, the Ge film had to have an n-type doping character to
observe luminescence from Ge direct band gap at room temperature. In this case, high
level of unintentional As doping prove to be beneficial. To our knowledge, this is the first
observation of room temperature luminescence of the Ge direct band gap transition from
Ge epitaxial thin films grown on III-V compound substrates.
Chapter 5 Highly Tensile Strained Ge Grown on
InGa1..As
5.1 Previous methods of fabricating strained Ge and their
limitations.
Two methods have been investigated by different research groups to produce tensile-
strained Ge. The first method utilizes the thermal mismatch between Ge and Si to induce
tensile strain in Ge thin films grown on Si substrates by cooling it from high annealing
temperatures. Through this method, enhanced near-IR absorption was demonstrated for
Ge detector applications.13,83 However, the amount of tensile strain applied by the thermal
stress was limited to 0.2%, far below the strain level needed for the direct /indirect band
gap crossover. The second method proposed to induce tensile strain in Ge was by
depositing Ge on relaxed GexSnix. Unfortunately, the Ge-Sn alloy system is inherently
84,85unstable and it is difficult to achieve high quality GeSn epitaxy 8,. Although over the
years some progress has been made in Si-Ge-Sn technology, this method has not
succeeded in achieving direct-band-gap Ge because the strain induced through Ge
epitaxy on Ge-Sn alloys has been limited to about 0.5% 86,87. Takeuchi et al. reported the
highest achieved tensile strain level of 0.68% in Ge grown on GeSn buffer 88. However
the quality of this tensile-strained Ge film is limited by the quality of GeSn buffer.
5.2 InGa,1 ,As compositionally graded buffers as a virtual substrate
for tensile-strained Ge growth.
To induce tensile strain via epitaxy, Ge has to be grown on a stable epitaxial template that
possesses a lattice constant larger than that of Ge (5.658 A). The InxGai-xAs alloy system
has lattice constants that vary from the GaAs lattice constant (5.653 A) to the InAs lattice
constant (6.058 A). High quality InxGai-xAs compositionally graded buffers (GB) have
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been grown by metal-organic chemical vapor deposition (MOCVD) 89 and molecular
90 91beam epitaxy (MBE) for integration of InP-based devices on GaAs . These graded
buffers are thermodynamically stable and the threading dislocation density (TDD) can be
6 2
on the order of 10 cm- , providing a platform suitable for electronic and optoelectronic
device integration. Therefore, a relaxed InxGa1 .xAs compositionally graded buffer grown
on GaAs substrate can work as a strain-inducing template for tensile-strained Ge thin film
growth. The amount of lattice mismatch between InxGai_xAs and Ge can be controlled by
varying the indium composition. Other alloys such as AlxJni-xAs can be grown lattice-
matched to the graded buffer for device fabrication purposes.
5.3 Growth procedures
Extending our results of Ge growth on GaAs, we studied the growth of tensile-strained
Ge on InxGai_xAs. To grow Ge/InxGai_xAs heterostructures, we started with (100) GaAs
substrates and grew a GaAs homoepitaxial layer followed by the InxGai_xAs
compositionally graded buffer at 700 'C. Further details of growth methods for the
InxGa 1.xAs compositionally graded buffers can be found elsewhere.89'91 The
compositionally graded buffers were capped with relaxed uniform composition InxGai.
xAs layers with TDD <5x 106 cm-2 , which serve as the strain-inducing templates for the
tensile-strained Ge growth. The final In composition in these uniform composition layers
ranged from 5% to 25%. The GBs were then capped with a 20A, strained GaAs layer.
This strained GaAs layer reduces the critical thickness of the subsequent tensile-strained
Ge layer. Nevertheless, it retains the studied Ge/GaAs interface for Ge initiation,
although strain has been incorporated.
We then adopted the annealing method described earlier to prepare this surface for Ge
layer initiation. However, after the uniform-composition-InxGa1.xAs/strained-GaAs
surface was annealed at 650 "C without AsH3 overpressure, we observed defects on the
surface as shown in Figure 5.1. These defects destroyed the integrity of the surface and
blocked the growth of the subsequent Ge films. We suspect that evaporation enhances
InGaAs/GaAs interdiffusion, and In-rich areas form and locally melt. Even the 20A
strained GaAs layer does not offer enough protection. The defects form during the
melting and re-solidifying of part of the surface. After we reduced the annealing
temperature to 550 "C to prepare the surface, the formation of the melting defects was
eliminated.
Figure 5.1. XTEM images showing Ge growth blocked by defects on Ino.05Gao.95As surface generated
from annealing at 650 0C
With the surface preparation step modified to annealing at 550 "C, we were able to grow
defect-free tensile-strained Ge thin films on InxGai-xAs graded buffers with varying In
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content, as shown in Figure 5.2. All Ge films were controlled far below critical thickness
to prevent strain relaxation (see Appendix 1, Appendix 2). For Ge grown on graded
buffers with low In content (xm-5%, Figure 5.2a), the film was perfectly flat and free of
extended defects. At intermediate In content (x- 10%, Figure 5.2b), the film was free of
defects but was slightly undulated due to strain-driven surface diffusion. At high In
content (-20%), the mismatch was so high that the Ge epi-layer formed quantum dots to
accommodate the large amount of strain.
(a)
(b)
(C)
n .Ga As
-- 50 nm
Figure 5.2. XTEM images of tensile strained Ge layers grown on In"Ga1_As with different In content: (a)
5%, (b) 11%, (c) 21%.
Interestingly, AFM images (Figure 5.3a) show that all the nucleation of Ge quantum dots
occurred at the step bunches on the InxGaixAs surface (Figure 5.3b). In general, no misfit
dislocations were found at the Ge/InGaAs interface, suggesting that there was no plastic
strain introduced and the Ge structures were elastically strained to match the lattice
constant of the virtual substrate. In the case of the islands, some strain relief will occur
due to the ability for the island to relieve elastic strain at the surface of the island. The
tensile strain in the planar films was later confirmed by experiment.
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Figure 5.3. (a) AFM images of Ge grown on Ino.21Gao79As, same sample as in Figure 5.2c. Nucleation of
tensile Ge quantum dots occurs at the step bunches on Ino.21GaO79As. (b) AFM images of an Ino.2 1Gao 79As
graded buffer surface revealing the step bunches.
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5.4 Strain measurement by Raman spectroscopy
We grew thin tensile-strained Ge layers to stay well below the thermodynamic critical
thickness, which made it difficult to measure the strain in these Ge layers via XRD.
Instead, we used Raman spectroscopy to measure the strain levels in these Ge layers.
Raman spectroscopy is widely used for stress measurement in silicon integrated circuits
92, and the (100) back scattering configuration used here is very convenient for measuring
strain in very thin films. For this configuration, only longitudinal optical (LO) phonons
provide an active Raman mode. The relation between the shift in this Raman mode, Ai,
and the biaxial stresses, ax, and ay,, is given by the following equation 92
1
Aw = [(pS12 + q(S+1 + S 12)](o + -,) Eq. 5.12co
Here wo is the frequency of this Raman mode without biaxial stress. Sy are the elastic
compliance tensor elements of Ge. p and q are phonon deformation potentials for Ge. If
exx=ayy, this equation can be simplified as Aw=bell, with E|| as biaxial tensile strain and
b= [m - n(C /C)]/co87 . In Ref. 87, Fang et al. calculated b to be -415±40 cm- and
used this method to measure tensile strain in Ge films grown on Geo.975Sno.025 .
Figure 5.4 shows Raman spectrum data obtained from tensile-strained Ge films grown on
InxGa 1 xAs. Given b is a negative number, tensile strain causes a down-shift of the Raman
mode. For the continuous tensile-strained Ge thin films grown on Ino.1 Gao.89As, the
measured shift from bulk Ge Raman peak, Aw is -2.4±0.1 cm'. The error comes from the
resolution limit of the Raman setup.
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Figure 5.4. Room temperature Raman spectrum of bulk Ge (blue), Ge thin film grown on Ino 1Gao0 89As
(green) and Ge QDs grown on Ino.21Gao79As (red). For the Ge QDs grown on Ino.21Gao.79As, the spectrum
consists of both an Ino.21Gao.79As peak (purple dotted line) and a strained Ge (pink dotted line), due to
incomplete surface coverage by tensile-strain Ge QDs.
Using this value and b=-415±40 cm 1 from Ref. 87, we deduce the level of tensile strain
in this Ge film to be qj=0.58%±0.08%. For the tensile-strained Ge QDs grown on
Ino.21Gao.79As, due to incomplete QD surface coverage, the Raman spectrum is composed
of the tensile-strain Ge peak and the Ino.2 iGao.79As peak. The LO phonon energy in
Ino.21Gao.79As is about 34.5 meV (linearly interpolated from GaAs and InAs 93), very
close to the LO phonon energy of Ge, 37 meV. Therefore the two peaks are very close
together and overlap with one another. After deconvolution, the Acw for tensile-strained
Ge QDs was found to be -5.7±0.1 cm' and the corresponding level of tensile strain is
1.37%±0.15%. The measured strain levels in all samples are plotted in Figure 5.5 against
the effective In content in the InxGaixAs cap layer. An "effective In content" was used to
compensate for the fact that the uniform composition InxGaixAs layers were not 100%
relaxed as measured by XRD reciprocal space maps. The uncertainty in the measured
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strain comes from the measurement resolution limit and the error in the value of b. Figure
5.5 shows that the actual strain levels in the Ge epi-layers are very close to the theoretical
value of lattice mismatch. This confirms that essentially no strain relaxation occurred, as
suggested by the XTEM results from Figure 5.2. We note here that the planar, -0.6%
tensile-strained Ge film is already interesting for FET applications. Such a film should
support an electron and a hole mobility of 3000 cm 2/v s. Such a symmetric, and high,
mobility is not currently available in any other single semiconductor material.
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Figure 5.5. Comparison of strain levels measured by Raman spectroscopy in tensile-strained Ge layers and
the theoretical lattice mismatch between Ge and InGa ,As
Although we have successfully induced a large amount of tensile-strain, the InxGa 1 xAs
underlayer also created a high level of unintentional doping in the tensile-strained Ge thin
film, which severely hinder our ability to control the electronic properties of the Ge thin
film. Our repeated attempt to measure room temperature carrier mobility of the Ge layer
was consistently affected by the uncontrolled doping profiles. In addition, the
photoluminescence study of the tensile-strained Ge thin films and QD layers exhibited
spectra that were dominated by the II-V layer, possibly due to the very small thickness
of the Ge layer. Future development of Ge/Ill-V device structures will focus on control of
the unintentional doping during the epitaxy process and tailor the epitaxial sequence to
maximize control over unintentional doping for specific target device structures.
5.5 Summary
In this chapter we demonstrated that the same initiation mechanism for Ge on GaAs holds
for Ge epitaxy on InxGai.xAs. Modifying the surface preparation step from 650 'C to 550
'C to avoid local melting of the InxGai-xAs surface, we have successfully grown
structurally high quality tensile-strained Ge thin films and quantum dots on InxGaijxAs.
Low growth temperatures between 350 'C and 500 'C suppress strain relaxation via
formation of misfit dislocations. Tensile strain levels as high as 0.58% in Ge thin films
and 1.37% in Ge quantum dots were achieved, far higher than previously achieved values
via other methods. However our ability to control the electronic properties of tensile-
strained Ge thin films requires further modification of the process steps to inhibit the high
level of unintentional doping caused by surface exchange.
Chapter 6 Ge/Ill-V Heterostructures for Engineered
Substrates
6.1 State-of-Art of engineering substrates fabrication
All engineered substrates, e.g. SOI, GeOl, and SOLES, consist of thin layer(s) of high
quality semiconductor materials on top of single or multiple oxide layers. Fabrication of
these engineered substrates is enabled by wafer bonding and layer exfoliation
technologies. So far, SmartcutTM technology has been demonstrated as the most advanced
layer exfoliation technique used in fabricating these engineered substrates. However,
SmartcutTM is also an expensive process due to the requirement of hydrogen
implantation. 94 It also has a limited process temperature window and encounters thermal
stress issues when applied to large wafer size and materials with very different
coefficients of thermal expansion (CTE).95,96 Thus, there exists an opportunity for
alternative processes that offer more flexibility for materials integration.
6.2 Epitaxial lift-off technology
Epitaxial lift-off (ELO) processes have been demonstrated to create free standing or
bonded AlxGa1.xAs epitaxial layers of low Aluminum content by sacrificially etching an
AlxGai_xAs layer of higher Aluminum content in diluted hydrogen fluoride (HF) solution
97-101
-1. A review of HF solution based ELO processes and a summary of recent
developments can be found in ref [102]. The ELO approach of transferring a surface
layer by lateral selective etching of an embedded layer has many advantages for
engineered substrate fabrication. ELO eliminates the need for hydrogen implantation and
since it can be implemented at low temperature it eliminates two of the constraints posed
by the SmartcutTM process. Combined with novel epitaxy processes and wafer bonding,
ELO has the potential to fabricate challenging engineered substrate designs in a relatively
cost effective manner.
6.3 Extending ELO technology with Ge/III-V heterostructures
Ge has nearly the identical lattice constant to GaAs, AlAs, and AlxGai_xAs alloys, and
with the proper growth sequence can be integrated with these HI-V materials to establish
thin film stacks with embedded selective etch layers because Ge possesses distinct
chemical properties from GaAs or AlAs. For example, Ge is chemically resistant to dilute
HF solutions used in conventional ELO process. It has also been demonstrated that the
noble gas halide, xenon difluoride (XeF 2), etches Si and Ge extremely selectively with
respect to III-V semiconductors and insulators such as SiO 2 and SiNx 103-1'. Using these
selective etching properties and our ability to design and fabricate high quality Ge/III-V
heterostructures, we developed new approaches to extend the flexibility of ELO
technology to transfer Ge or III-V epitaxial layers for fabrication of engineered substrates.
It's important to note that a high level of unintentional doping in the Ge or III-V layer is
acceptable for these processes, since after layer transfer additional epitaxy can be done to
create the desired device structure.
6.4 Ge/AlAs/GaAs for Ge layer transfer
Figure 6.1 shows the cross-sectional TEM image of a Ge/AlAs/GaAs heterostructure.
The AlAs layer and GaAs regrowth layer were grown at 650 'C. The the surface was
annealed at 600 'C for 10 min to obtain a high Al-to-As ratio for Ge initiation;
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subsequently, the substrate was cooled down to 450 'C for Ge epitaxy. This procedure is
identical to the one for forming Ge on GaAs. High quality planar epitaxy was also
observed for this Ge on AlAs case. No extended defect such as dislocation or stacking
fault was observed with cross-sectional TEM imaging. The Ge surface roughness was
found by atomic force microscopy (AFM) to be 2.007 nm on a 10pm x 10tm scale.
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GaAs substrate
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Figure 6.1. XTEM image showing the as-grown Ge/AlAs/GaAs heterostructure
This structure was used to test the feasibility of extending the conventional ELO process
to transferring epitaxial Ge layers to a different substrate. A GaAs substrate with this
heterostructure on top was cleaved into square pieces of 3mmx3mm, or 5mmx5mm.
These samples were then bonded to Si substrates with a low temperature melting wax.
The bonded samples were then immersed into a 10% HF solution at room temperature.
The HF solution laterally etched the AlAs layer and left the Ge layer and GaAs substrate
intact, allowing for the release of the bonded Ge layer from the GaAs donor substrate.
The etch sequence took 72 hours and a minimal mechanical force was required to
completely detach the GaAs substrate, leaving Ge bonded to the Si handle substrate. As
shown in Figure 6.2, optical microscope examination of the bonded Ge layer showed
complete transfer to the Si substrate with no observable defects or etch residue. Optical
microscope examination of the GaAs donor substrate surface showed no defects or etch
residue as well, suggesting complete AlAs removal by lateral etching in HF solution. The
RMS surface roughness of the transferred Ge layer was found by atomic force
microscopy (AFM) to be 1.3 nm on a 1 [im x Ip m scale, which is very suitable for device
application.
Figure 6.2. Top Ge layer shown in figure 1 a transferred to a Si substrate through an epitaxial lift-off
process with lateral etching of AlAs by diluted HF
The configuration of the etching apparatus made it difficult to determine the actual
etch rate as a function of time or determine precisely when the AlAs layer was
completely dissolved. We estimated the etch rate from samples with incomplete Ge layer
transfer by measuring the undercut at various times and we calculated an etch rate of
0.02±0.01mm/h for 3mmx3mm samples. The etch rate was also found to decrease
significantly with sample size, with most of the 5mmx5mm samples failing to display
complete layer transfer within an acceptable time limit of 150 hours. An HF solution in
70'C wafer bath was also tested for the process; however we found that the concentration
Bonded Ge layer-
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of the solution was difficult to control due to evaporation, making it difficult to carry out
the etching process in a controlled fashion. The results suggest that the etching process is
limited by the ability for the acid to diffuse to the etch front through the narrow gap
created by removal of the embedded AlAs layer. Further etch rate enhancing techniques,
which have been demonstrated, will have to be applied to further develop this technology
99-101. Nevertheless, our results demonstrate that ELO technology using epitaxial Ge/III-V
heterostructures can be used to transfer high quality epitaxial Ge layers. With further
development of etch rate enhancing techniques and incorporation of HF-resistant
insulating materials such as silicon nitride, this process has the potential to be used as a
template to fabricate GeOI substrates.
6.5 GaAs/Ge/GaAs structure for GaAs layer transfer
Our result above again confirmed that conventional HF based ELO processes are rate
limited by the ability of the HF to diffuse to the etch front through the narrow gap created
by removal of the embedded layer. The etch rate can be enhanced by using mechanical
force to expand the gap,100'" 01 but it is difficult to integrate a mechanical apparatus with
an aqueous acid-based etching process. One way to eliminate the limit on etch rate posed
by aqueous etching techniques is to employ a selective dry etch process. As mentioned
above, the XeF 2 etching of Ge is a room temperature gas phase process that has been
demonstrated to etch Ge with high selectivity with respect to HI-V compounds, SiO 2, and
SiNx. XeF 2 spontaneously etches Ge at room temperature primarily through the following
reaction:
Ge(s) + 2XeF 2(g) = 2Xe(g) + GeF4 (g) 6.1
This reaction has an enthalpy of -796 kJ per mole of Ge at 298K and occurs
spontaneously at room temperature. 05 Both the etchant, XeF2, and reaction products, Xe
and GeF 4, are gas phase at room temperature so no etch residue remains and the reaction
by-products are very mobile. Very rapid etch rates (up to 9mm/hr for a-Ge) can be
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achieved without the need for any plasma enhancing technique 10. Xuan et al. reported a
crystalline Ge etch rate of 40 [m/min with XeF 2 partial pressure of 0.8 Torr.io3
Previously, we published results that estimated the etch selectivity of Ge to GaAs to be
on the order of 106 to 1.106 Additionally, gas phase etching eliminates the surface tension
forces that are present in structures released with wet chemical etching. The rapid etch
rates, high selectivity, and easier handling post liftoff make XeF 2-based ELO processes
ideal for GaAs/Ge heterostructures.
To apply the advantageous XeF 2 etching of Ge for transfer of GaAs thin films, we
prepared a heterostructure with a GaAs/Ge/GaAs epitaxial stack. The embedded Ge layer
serves as the sacrificial release layer to transfer the top GaAs layer.
Reported methods for GaAs epitaxy on a Ge surface emphasize that the substrate offcut
and the temperature profile during growth are critical to establishing GaAs thin films on
Ge that are free of anti-phase boundaries (APBs) and have a low dislocation density.58
Incorporating that knowledge with the growth procedures of Ge on GaAs established in
Chapter 3 allowed us to successfully fabricate GaAs/Ge/GaAs heterostructures that were
APB-free, exhibited dislocation densities below the transmission electron microscopy
(TEM) detection limit, and had an RMS surface roughness of -3nm on a 10 tmx10 tm
scale. Figure 6.3 shows the cross-section TEM image of a GaAs/Ge/GaAs
heterostructure and an AFM image of the surface. The surface roughness develops as a
consequence of using (100) GaAs substrates offcut 6" toward the [011] direction (same as
toward one of the <111> direction). The substrate offcut toward the [011] direction
increases the [0-11] ledge density and can cause step bunches to form along [0-11]
direction during growth.
0
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Figure 6.3. a) XTEM image of a GaAs/Ge/GaAs heterostructure grown on (100) GaAs substrate with 6
offcut toward [011] direction. No anti-phase boundary (APB) was found in the top GaAs layer. b) AFM
image of the GaAs surface with formation of step bunches along [0-11] direction, leading to RMS
roughness of 3.54 nm for a 10 pm by 1 Ogm scan.
To further illustrate the importance of correct substrate offcut for high quality GaAs
growth on Ge, Figure 6.4 shows a XTEM image of a GaAs/Ge/GaAs heterostructure
grown on (100) GaAs substrates without offcut, with exactly same surface preparation
technique used for the sample shown in Figure 6.3a. According to Ting, without offcut,
the Ge surface lacks double step formation, which cause the formation of APBs
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Figure 6.4. XTEM image showing APB formation in the top GaAs layer of a GaAs/Ge/GaAs
heterostructure grown on (100) GaAs substrates without offcut.
As this XTEM image reveals, without offcut, a high density of APBs presented in the top
GaAs layer. Although a few of them managed to annihilate each other at half the film
thickness, most of them penetrate though the entire film thickness. Similar to threading
dislocations, APBs generally act as scattering and recombination centers, thus would
severely hinder device performance. From the TEM image, the density of APBs for this
sample was estimated to be 5 x108 cm-1, exceeding the density feasible for any electronic
devices. Compared with this sample, the sample shown in Figure 6.3a grown on (100)
GaAs substrates offcut 6' toward the <111> has no APB's or other defects within the
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TEM detection limit. In the next chapter, we describe a novel low temperature process
utilizing this GaAs/Ge/GaAs heterostructure to fabrication GaAsOI structures.
6.6 Summary
In this chapter we reviewed the state-of-the-art process for engineered substrate
fabrication, and proposed two Ge/III-V heterostructures that have potential to enable
novel cost effective process for fabricating GOI or GaAsOI substrate. The combination of
the GaAs/Ge/GaAs heterostructure and XeF 2 gas phase etching of the Ge is more
desirable since it is a gas-phase etching process. In the next chapter, we describe a novel
low temperature process utilizing this unique combination to fabrication GaAsOI
structures.
Chapter 7 Fabrication of GaAs-on-Insulator (GaAsOI)
via Sacrificial Etching of Ge by Xenon Difluoride (XeF 2)
7.1 Fabrication process
Figure 7.1 schematically shows our fabrication process. The process consists of four
major steps: 1) epitaxial film deposition and oxide deposition, 2) wafer bonding of the
donor wafer with handle wafer, and 3) XeF2 etching to release the GaAs thin film on to
the handle substrate.
Wafer bonding
and X etching
Figure 7.1. GaAsOI fabrication process in this work: 1) Preparation of the bonding substrates: thermally
oxidized Si handle wafer and GaAs donor wafer with GaAs/Ge/GaAs epitaxial stack covered with PECVD
oxide. Si: dark grey, SiO2: light grey, GaAs: blue, Ge: dark yellow. 2) Low temperature wafer bonding and
room temperature spontaneous etching with XeF 2 gas removing sacrificial Ge layer. 3) After separation,
GaAsOI on Si substrate and reclaimed GaAs donor substrate.
First the GaAs/Ge/GaAs heterostructures described in section 6.5 were grown on epi-
ready (100) GaAs substrates offcut 6" toward the [011] direction. After epitaxy the donor
wafer was coated with a silicon dioxide film, which was deposited with an STS plasma-
enhanced chemical vapor deposition (PECVD) system. The handle substrate was either a
thermally oxidized Si substrate or a quartz substrate. Chemical mechanical polishing
(CMP) was used to reduce the PECVD and quartz substrate surface RMS roughness to a
level to be suitable for direct wafer bonding.
The donor wafer and the handle wafer were bonded at room temperature with direct
oxide-oxide bonding, using an EV501 wafer bonder. Either a five minute Piranha clean
or an 0 2-plasma treatment was used as the pre-bonding activation process. Silicon nitride
was deposited on the back side of the GaAs donor substrate to protect the GaAs during
the Piranha clean. The 0 2-plasma treatment was carried out in the STS PECVD system.
Razor blade tests were performed on test pairs to measure the bond strength.
The XeF2 lateral etching of the embedded Ge layer was carried out in a commercial SE
Tech ES-2000XM XeF2 etcher. A schematic of a similar system can be found in Ref
[107]. The etching process followed a charge/etch/pump cycle sequence. The five second
charging step consists of pressurizing the etching chamber with XeF 2 until the chamber
pressure is approximately 3 Torr. The XeF2 is provided by an attached source/expansion
chamber with XeF 2 at a pressure of 3.5 Torr, the room temperature vapor pressure of
XeF 2. The source/expansion chamber pressure is maintained by the room temperature
sublimation process of a XeF 2 solid source. During the etch step, XeF 2 gas in the etch
chamber etches any exposed Ge. The duration of etch step was set to 30 seconds in our
process. After the etch step, the etch chamber is evacuated to less than 20 mTorr,
removing the unreacted XeF 2 and reaction products and preparing the chamber for the
next cycle. Throughout the process a stainless steel disc above the sample rotates at 10
rpm to enhance gas circulation. By the end of the etch sequence the Ge sacrificial layer is
consumed and the donor and the handle substrate are separated, leaving the epitaxial
GaAs layer bonded to the handle substrate, forming a GaAsOI stack.
7.2 Advantage of low temperature process
In standard SmartcutTM technology, the hydrogen exfoliation process requires the bonded
wafer pair to be annealed at elevated temperature. This requirement makes itdifficult to
use SmartcutT technology for layer transfer from a donor wafer that has a very different
coefficient of thermal expansion (CTE), a, from that of the handle substrate. For instance
if the bonded wafer pair were to consist of Si(c=2.6x10-6/C) and GaAs(c=5.73x10-
6/oC), at elevated temperatures, the strain energy per unit area from the thermal expansion
mismatch would exceed the bond strength and the wafers would debond or break. 95,96 In
our process, since the XeF 2 sacrificial etching is conducted at room temperature, we
eliminate the problems associated with thermal expansion mismatch between two very
thick substrates. The typical oxide-oxide bond strength after room temperature direct
bonding is between 50 to 200 mJ/m 2 108,109 which is sufficient for wafer pair handling
prior to and during the following etch sequence. Once the thin GaAs layer is transferred
to the handle substrate, the CTE mismatch is of less concern since, the strain energy from
thermal mismatch, which scales with thickness, would be much smaller than the bond
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strength. Thus, the final GaAsOI structure can be annealed at high temperature to
strengthen the oxide-oxide bond for subsequent device fabrication processes.
7.3 PECVD oxide layer stress control
As described in the last chapter, the GaAs/Ge/GaAs structure grown on 6' offcut
substrate has a high density of step bunches. The resultant surface morphology is not
suitable for direct bonding to another surface since direct bonding in general requires the
surface roughness be less than 0.5 nm. 108'109 To overcome this obstacle, PECVD oxide
was deposited on the surface and CMP was use to smooth the oxide surface to an RMS
roughness less than 0.5 nm. We observed that internal strain energy in the PECVD oxide
can exceed the oxide-oxide bond strength and lead to film delamination. Figure 7.2
shows scanning electron microcopy (SEM) image of a GaAs/SiO 2 film stack transferred
to a Si handle substrate that has buckled in a zigzag pattern, due to the high intrinsic
compressive stress in the PECVD oxide layer.
(a)
(b)
Figure 7.2. SEM images showing buckled GaAs/SiO 2 layer after being transferred to the handle substrate,
due to strong intrinsic compressive stress in the PECVD oxide film. a) Top-down view of the transferred
film stack. Part of the transferred film peeled off exposing the oxide surface on the handle wafer. b) 370
tilted view of the edge of the piece showing the buckled part of GaAs/SiO 2 layer detached from the handle
substrate.
The strain energy per unit area, Es, caused by PECVD oxide intrinsic stress can be
calculated with the following equation:
h, as2 () h5 2 Z
ES= fszdz+ (dz
0 Ms 0 M7
Eq. 7.1
SiO. surface
Transferred GaAs/S O, layer
Here hs, as, and M, are the thickness, stress, and biaxial modulus of the handle substrate,
while hf, of, and Mf are the corresponding parameters of the bonded oxide film. The GaAs
film is much thinner then the oxide film and has much less intrinsic stress, thus is not
considered here. The strain level in the substrate is much lower than in the oxide film,
allowing us to neglect first term in the equation. The failure condition is then determined
by the balance between the strain energy in the PECVD oxide layer and the oxide-oxide
bond strength.
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Figure 7.3. Comparison of strain energy in the PECVD oxide layer (plotted against layer thickness, h, and
intrinsic stress, o, blue plane) and the oxide-oxide bond strength (green plane).
As illustrated in Figure 7.3, taking the biaxial modulus of PECVD oxide as a constant
(-80 GPa), the strain energy in the oxide layer scales linearly with layer thickness, and
parabolically with its intrinsic stress. The oxide-oxide bond strength is a constant (setting
to 100 mJ/m2 in the plot), depending on the room temperature direct bonding condition.
When the strain energy is larger than the bond strength (represented by the section of the
blue plane that is above the green plane in Figure 7.3), the bond would be expected to
fail, whereas when the strain energy is less than the bond strength, the GaAs/SiO 2 stack
would be expected to stay intact.
From this analysis one can see that reducing the total strain energy in the PECVD oxide
through reducing thickness or intrinsic stress, as well as improving the oxide-oxide bond
strength would increase the likelihood of successful GaAs layer transfer. Typically
PECVD oxide experiences a compressive stress when deposited on Si or GaAs substrate
due to thermal expansion mismatch. With process optimization we were able to reduce
the compressive stress to 250 MPa. The oxide thickness must be a minimum of 100 nm
prior to the CMP process in order for the CMP process to remove enough thickness to
reduce the surface roughness to the level suitable for direct oxide-oxide bonding. One can
also improve the room temperature bond strength by applying a plasma activation
process.4 1 For a GaAs/quartz bonded pair with both bonding surfaces treated with
02-plasma prior to bonding, we measured bond strength of -70 mJ/m 2 after room direct
bonding. A low temperature anneal between 60 to 80 'C for 14 hours further improved
the bonded strength to 240±20 mJ/m2. At higher temperature the wafer pair would
debond and annealing for greater than 14 hours showed no further improvement in bond
strength. With a combination of these methods we effectively engineered our process to
ensure that the bonded GaAs/SiO2 stack survived after the XeF 2 etch sequence. Figure
7.4 shows a cross-sectional TEM image of the final GaAsOI/Si structure fabricated with
this process. The oxide/oxide bond interface maintained its integrity after our process and
can be further strengthened with a 800 to 1000 'C annealing step to make the GaAsOI/Si
structure more robust for device fabrication processes.
Figure 7.4. XTEM image showing GaAsOI/Si structure with high quality bond interface obtained with our
low temperature fabrication process.
7.4 A model for Ge sacrificial etching
We demonstrated the feasibility of our low temperature GaAsOI fabrication process with
small area pieces, but scaling the process to large diameter engineered substrates would
require fast lateral etching of the Ge in order to minimize total process time. We now
discuss the rate limiting mechanisms in our process and propose methods to make it more
scalable.
The Deal-Grove (D-G) model for oxidation of Silicon has been widely adopted for
modeling etch rate for sacrificial etching of oxides in HF113,114 and photoresists in
acetone.11 5 Brazzle et al. first adapted the D-G model to describe XeF2 etching of
Silicon. 07 The original D-G oxidation model states that oxide growth rate, h0,, can be
modeled by the following equation:
ox /hx- 1 +ho
ox Dox /Eq. 7.2
Here hox is the thickness of the growing oxide. kox is the rate of constant of the oxidation
reaction at the oxide/Si interface. Dox is the diffusivity of the oxidant in the oxide, C* is
the concentration of the oxidant in the oxide at the oxide/air interface, and C is the molar
amount of oxidant required for a unit volume of oxide. From Eq. 7.2, one can see that the
oxidation rate is limited by the slower of two mechanisms: (1) the oxidation reaction
happening at the oxide/Si interface or (2) the diffusion of oxidant through the oxide to the
oxide/Si interface. At steady state of oxidation, all the parameters on the right side of the
equation are constant except hox. As hox increases, the oxidation rate, hox, decreases. In
other words, oxidation process slows down as it progresses. The nature of sacrificial
etching is very similar to the oxidation process. At the beginning of the process, the etch
rate is limited by the reaction. As the etch progresses, transport of the etchant and etch
products to and from the etch front through the narrow channel created by removal of the
sacrificial layer eventually limits the process. XeF2 has a mean free path of 10 [tm at the
average etching pressure of 3 Torr and since a reasonable Ge sacrificial layer thickness is
normally much less than 10 tm, the XeF 2 transport to the etch front is in molecular flow
regime. Brazzle et al. modeled this process as gas transport through a rectangular channel
with width b, height c, and length L, and extracted an effective diffusivity Deff, described
with the following relation
Deff = kjbc
(b+ c Eq. 7.3
where k, is mean molecular velocity for any gas at a given temperature. For XeF 2 ki is
139 m/s at 298K.
With Deff, we can express the sacrificial etch rate, L, with a formula that is analogous the
oxidation rate expression in Eq. 7.2.
P 1
RT I 1 L Eq. 7.4
ke Deff
Here L is the lateral etching distance, which is also the length of the channel. P is the
XeF2 vapor pressure at the open end of the channel, which we can consider to be the
chamber pressure in our case. R is the ideal gas constant. T is the temperature. ke is the
rate constant for the etching reaction, C is the number of moles of XeF 2 needed to remove
one unit volume of Ge ,which is equal to 0.1462 mol/cm3 .
The PIRT term is the equivalent concentration of XeF 2 at the open end of the channel.
The etch process can be executed in a continuous flow mode, where a XeF 2 is injected
into the chamber or in a cycled fashion as described in the experimental section, where
the XeF 2 concentration is not replenished continuously. For the continuous flow mode,
the partial pressure of XeF 2 is constant, whereas operating in a cycled fashion leads to a
decrease in XeF2 partial pressure as the reaction proceeds. For our experiments the etch
step was considered complete before the XeF2 partial pressure dropped by 20 percent, so
as a fair approximation we can consider P/RT term to be constant.
With fixed values for PIRT and C, the lateral etch rate relies solely on 1/ke+IDeff. At the
initial stages of the etch process, L is very small so lke >> IDeff., so the lateral etch rate
is a constant and the etch process is in the surface-reaction-limited regime. As the process
progress, L increases and the LIDeff term eventually becomes substantial. In the limit that
UDeff >> lke and the lateral etching process is limited by gas transport through the
channel, and Eq. 7.4 can be rewritten as:
-P 1 Def
L= - -f Eq. 7.5
RT C L
Translating our model to the geometry of an actual large area layer transfer process via
Ge sacrificial layer etchings, the height of the channel is determined by the embedded Ge
layer thickness, c, and the width of the channel, b, is generally much larger than the Ge
sacrificial layer thickness. With these considerations Eq. 4 can be simplified to
Dff = k , -c7.6
and
Eq. 7.5 can be rewritten as
L= - -
RT C L Eq. 7.7
Examining Eq. 7.7, we can see that for a given chamber pressure and temperature, the
lateral etch rate is inversely proportional to lateral etch distance, which is the problem
when considering lateral etching processes for integration of large diameter wafers.
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Figure 7.5. Lateral etch distance vs. etching time for three samples with different Ge layer thickness. The
black solid lines are fitted curve using Eq. 7.10.
Figure 7.5 shows the measured lateral etch distance as a function of time for three
samples with different Ge layer thicknesses. As can be seen in the plot the lateral etch
process progresses much slower for thinner Ge layers, as predicted by Eq. 7.7. Integrating
both side of this expression with respect to the etching time gives the following equation,
(Ef - E L - Li
RQ RL
where Lf and Li are the final and initial etch front
and t respectively. Parameters RL and RQ are the
units of pm/s and pim 2/s, and can be expressed as
=-t -t
= -t Eq. 7.8
positions, at the final and initial times, t1
linear and quadratic rate constants, with
the following:
RL P-ke R = 2-P-ki -c
R-T-C R-T-C
Taking t and L as zero we solve Eq. 7.8 for Lf to yield the following equation.
Eq. 7.9
Lf =ki-c- - + - + Eq. 7.10
k ke R-T C-k -c
Eq. 7.10 allows us to calculate the lateral etch distance for a given etch duration using
only physically relevant parameters. Additionally, this expression allows for simple
fitting of the measured lateral etch distance data. As discussed above, among the
parameters in Eq. 7.10, P/R T and C are constants, and c was fixed by TEM measurements.
Only the mean molecular velocity, k, and etch reaction rate constant, ke are not directly
measurable and are thus chosen to be fitting parameters.
As illustrated in Figure 7.5, the results show that the data can be fitted well with curves
generated according to Eq. 7.10. The fitted value of ke is 3.26 m/s, and k, is 118.9, 29.5,
23.7 m/s for the samples with 1.4, 0.6, 0.05 ptm Ge layers respectively. ke at 3.26 m/s
suggest a linear etch rate of 2.2 pm/s, which is consistent with our measured bulk etch
rate. k, of 118.9 m/s for the 1.4 ptm sample is close to the theoretical value 139 m/s for
XeF2. We believe the reduced mean molecular velocity for samples with thinner Ge layer
is due to increased probability of collisions with the channel walls, resulting in a decrease
in their kinetic energy. These fitting results prove that our modified D-G model for lateral
etch rate as discussed above is robust.
With the fitted values of ke and k, we can plot the decrease of lateral etch rate as the etch
process progresses for the three samples (Figure 7.6). Consistent with the model, lateral
etch rate decreases much more dramatically for the samples with a thinner Ge sacrificial
layer. Extrapolating from the fitted dataset we estimate that an etching time of more then
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100 days is required to release a full 150-mm diameter wafer, which is not a practical
option for the transfer of an epitaxial film. Therefore we must consider modifications to
our process in order to make it viable for the fabrication of commercially relevant
engineered substrates.
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Figure 7.6. Plot of lateral etch rate vs. lateral etch distance for the three samples presented in Figure 7.5,
using the parameter extracted from data fitting.
7.5 Potential methods to extend lateral etch limit
Our previous analysis assumed that the channel height was fixed at the value of the Ge
film thickness. In practice, the channel height does not have to coincide with the Ge layer
thickness. As illustrated in Figure 7.7a, the released section of the substrate sandwich can
bend away from the bonded interface to create an additional displacement of 5, creating a
total channel height of c+6 at the open end. This means the effective diffusivity varies
along lateral etch direction. At the open end of the channel the diffusion would be much
less limited, although close to the etch front effective diffusivity is still limited by c.
Overall gas transport through the channel would be enhanced and the lateral etch rate
would increase.
(a)
etch front 6
~4- L
(b)
Sin(e) = L/2p = /L
Figure 7.7. a) An illustration of gap opening during the lateral etch process b) Geometry showing the
relation between L, p, and 6.
This concept has been applied to the development of HF solution based ELO processes
when attempting to transfer large area devices such as solar cells. Several different
methods to expand the channel have been demonstrated to significantly increase lateral
etch rate. The first method developed to enhance lateral etch rate in HF based ELO
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processes was the use of a high stress wax layer to cause the released section of the thin
epitaxial film to curve up.98 This method is generally limited to thin released layers due to
the relatively low stress imparted by the wax. Weight induced separation was them
developed. In this method, the donor substrate is mounted facing down onto a flexible
carrier substrate. The whole stack is then mounted to the bottom of a supporting rod and
submerged in an HF solution with a weight attached to one side of the flexible carrier. As
the etch progresses the weight pulls one end of the flexible carrier downward, opening
the gap between the donor substrate and the flexible carrier, and thus enhancing the
lateral etch rate. Recently, Schermer et al. further increased the lateral etch rate by
employing a support cylinder to apply a constant curvature to the flexible carrier.' 00,102
We now consider the details of how expanding the channel increases lateral etch rate. As
illustrated in Figure 7.7, with the additional displacement the channel height can now be
expressed as a(c+), with a being a pre-factor that accounts for the tapered channel
geometry change. The resulting formula for lateral etch rate is now given by
L=a-P k, (c+5)
RT C L Eq. 7.11
In any practical implementation of a method to expand the channel, the release layer
thickness, c, would be much smaller than 6, so we will assume >> c, and Eq. 7.11 can
be rewritten as
P k (5L.=a---k 1
RT C L Eq. 7.12
This equation shows that if one were to increase 6 to keep 6+L constant, the lateral etch
rate would remain constant. In addition, this constant lateral etch rate is proportional to
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6/L. Furthermore, from examining the geometry illustrated in Figure 7.7b, we can see
i5/L=L/2p, where p is radius of curvature, and Eq. 7.12 can be rewritten as
L=a.
RT C 2 p Eq. 7.13
This equation illustrates a significant relation that if the radius of curvature of the channel
was constant, the lateral etch rate would actually increase with lateral etch distance. This
observation is consistent with the results of Voncken et al., where they observed that the
lateral etch rate increases if p was kept constant,'01 and with the results of Schermer et al.
who significantly increased the lateral etch rate over large distance by using a cylindrical
mechanical apparatus to apply a fixed curvature.' 00 10 2
From our analysis, it is clear that lateral sacrificial etching is naturally limited by reactant
and product transport through the channel and methods to increase the channel cross-
section are critical for enhancing the lateral etch rate and extending the lateral etch
distance. In practice, keeping the curvature constant is easier than trying to keep /L
constant and it is more effective in enhancing lateral etch rate. It is important to note that
the demonstrated methods for increasing the channel cross-section utilized a flexible
carrier substrate that made it easy to apply large curvature (small p). For our current
process, the sacrificial layer and etch channel are sandwiched between two full thickness
wafers, which makes the overall stack rigid and less amenable to large curvature.
However, it is possible as we established a curvature by depositing a highly tensile-stress
silicon nitride film on the back side of the donor wafer. We measured a 6 value of 50 [m
across the 150 mm GaAs wafer. However, during the etch process the non-
stoichiometric silicon nitride film reacted with XeF2 and reduced its ability to induce any
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wafer bow. Metal films (Pt, Ni, Al, or Ta) could be used, which do not etch or roughen in
the presence of XeF2.ii6 Prior mechanical thinning of donor and handle substrates could
also allow for larger curvature. An intermediate step using a flexible handle substrate to
transfer the GaAs epi-layer can also be adopted. Finally, using an apparatus to
mechanically widen the channel for chemical transport is viable for our approach because
of the gas phase processing.
7.6 Summary
In this chapter, we have developed a novel low temperature process for fabrication of
GaAs-on-insulator (GaAsOI) structures. This process uses room temperature oxide-oxide
bonding in combination with a XeF2 lateral etching process which is selective to Ge. This
GaAsOI fabrication process proved successful on a small scale, but implementation of
this process on a full wafer scale was limited because the lateral Ge etch process would
eventually stall due to kinetic limitations. The rate limiting step in the lateral etch process
was the reduced transport properties of etchant and reactant species through the narrow
gap created by the removal of the Ge release layer. We adapted the Deal-Grove
oxidation model, to establish expressions to understand the relationships between lateral
etch rate, lateral etch distance, release later thickness, channel displacements, and the
radius of curvature of the donor wafer. We determined that channel opening methods are
critical for applying lateral sacrificial etching techniques for large-scale implementation,
and we proposed some approaches to advance our methods for fabrication of full wafer
scale GaAsOI engineered substrates.
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Chapter 8 Summary of Results and Suggestion of
Future work
104
8.1 Summary of results
We investigated the growth of Ge/III-V heterostructures with metalorganic chemical
vapor deposition (MOCVD), studied the initiation mechanism of Ge epitaxy on III-V
compound materials, analyzed the optical and electronic properties of Ge epitaxial thin
films, and explored the application of Ge/III-V heterostructures for the fabrication of
advanced engineered substrates.
We first studied the initiation of Ge epitaxial growth on III-V materials surfaces by
employing different surface preparation conditions to alter the stoichiometry of the III-V
compound surface. We further investigated the correlation between epitaxy conditions,
unintentional doping and optical properties of Ge thin films grown on GaAs and AlAs
templates. With these experiments, we determined that Ge epitaxy on III-V compound
surfaces initiates more readily on a group Ill element rich surface through a bonding and
exchange process with the surface group III atoms. With the development of proper
initiation sequence, we have successfully demonstrated structurally high quality tensile-
strained Ge thin films and quantum dots on InxGalxAs. Low growth temperatures
between 350 'C and 500 'C suppressed strain relaxation. Tensile strain levels as high as
0.58% in Ge thin films and 1.37% in Ge quantum dots were achieved, which were far
higher than that previously achieved values via other methods.
A III-V compound surface with high III-to-V ratio facilitates high structural quality Ge
epitaxy, but also tends to lead to elevated levels of Group III element concentrations in
the Ge epitaxial layer. On the other hand, Group V (As)-rich III-V compound surfaces
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lead to 'pitting' defect morphologies during Ge epitaxy, but the surface As does not
incorporate in the Ge layer. The As concentration during Ge epitaxy is mainly dependent
on gas phase transport of volatile As 2 and As4 in the growth ambient. Ge/Ill-V
compound heteroepitaxial processes lead to the incorporation of both group III and group
V elements and generate highly doped and compensated Ge epitaxial thin films.
Luminescence studies of Ge/Ill-V thin films stacks showed that the low growth
temperatures for the Ge epitaxy inhibited the activation of the doping species and resulted
in point defect concentrations that suppressed radiative recombination. A post growth
annealing sequence was required to observe luminescence from the Ge indirect band gap
at 20K and the Ge direct band gap transition at 300K. Additionally, an n-type doping
character was required to observe luminescence from the Ge direct band gap at room
temperature. To our knowledge, our results were the first observation of room
temperature luminescence of the Ge direct band gap transition from Ge epitaxial thin
films grown on III-V compound substrates.
Specially designed Ge/III-V heterostructures in combination with selective sacrificial
etching techniques enable novel fabrication processes for low cost manufacturing of
advanced substrates. We were able to grow high quality GaAs/Ge/GaAs heterostructure
that when combined with a selective XeF2 process and room temperature oxide-oxide
bonding methods, enabled us to develop a novel low temperature process for fabrication
of GaAs-on-insulator (GaAsOI) structures. This GaAsOI fabrication process proved
successful on a small scale, but implementation of this process on a full wafer scale was
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limited because the lateral Ge etch process would eventually stall due to kinetic
limitations. We adapted the Deal-Grove oxidation model to establish expressions to
understand the relationships between lateral etch rate, lateral etch distance, release layer
thickness, channel displacements, and the radius of curvature of the donor wafer. We
determined that channel opening methods are critical for applying lateral sacrificial
etching techniques for large-scale implementation.
8.2 Suggestion for future work
8.2.1 Controlling the surface exchange process
During Ge epitaxy on III-V materials, the trade-off between surface morphology and
'auto-doping' appears fundamental in that excellent surface morphology is achieved
when there is a larger affinity for like-species (Ga and Ge) but a concomitant increase in
exchange is unavoidable and results in a high level of unintentional doping in the Ge epi-
layer. With the understanding of this exchange mechanism, one could potentially modify
the epitaxial process to reduce the level of unintentional doping. For example, after the
first monolayer of Ga and Ge exchange, surface modification techniques such as
introducing a third species or annealing in different ambient conditions could be applied
before continued Ge growth in order to alter the surface energy and potentially 'tie-up' or
eliminate the surface Ga. Further experimentation with these procedures could potentially
yield epitaxial sequences that offer better control over unintentional doping. Tensile-
strained Ge thin films with desired doping profile could then be established on which
carrier mobility measurements and further optical measurements can be performed to test
theoretical predictions and open the path for application in novel devices and circuits.
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8.2.2 Fabrication of large diameter engineered substrates
With the small-scale demonstration of the low temperature GaAaOI fabrication process,
and the established model indentifying the etch rate limiting process, it is clear that
methods to fabricate large diameter engineered substrates via sacrificial Ge layer etching
require approaches to enhance the lateral sacrificial etch rate through mechanical means.
As mentioned in Chapter 7, process modifications such as prior mechanical thinning of
donor and handle substrates, using a flexible handle substrate as intermediate transfer
assistance, or applying an apparatus to mechanically widen the channel, would enhance
the chemical transport and reduce the total processing time. Compared to wet etching
techniques, the gas-phase XeF2 etching of Ge makes wafer handling much easier and
reduces the complexity of these modifications. With further developments, Ge/Ill-V
heterostructures would enable novel low cost fabrication processes for more variety of
engineered substrates.
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Appendix 1
Matlab Code for Calculating Critical Thickness
Following Matthewsm1 , critical thickness of an epitaxial film can be estimated by
minimizing the sum of elastic strain energy and energy from misfit dislocations. In this
consideration, the energy of a dislocation is calculated by integrating the strain energy
around the dislocation from its core to a cutoff radius. Following Fitzgerald's notations",
the energy per unit length of a misfit dislocation with mixed edge and screw
characteristics is
Db
Ed = (1- vcos 2 a)[ln(R /b)+1]
2
D = GfGSb
7r(Gf + Gs )(1 - v)
where R is the cutoff radius. The value of R is determined according to the comparison
between the epitaxial film thickness h and the average spacing between the misfit
dislocations S. For thin film with h<S/2, the misfit dislocation interacts with the top film
surface and R is approximated to be equal to h. For thicker film with h>S12, the misfit
dislocations interact with each other and R is better approximated to be S/2. In reality, for
low mismatched system or if the film is grown at relatively low temperature, the average
spacing between misfit dislocations is much bigger than the film thickness, and we can
safely assume R equals h. Under this assumption, the critical thickness can be
determined by the following equation
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D(1- vcos 2 a)rb In +1
beg , b _
2Yf
% Following Bulsara 19 and Gupta 2 0, this script computes and plots the critical thickness
for an tensile-strained Ge thin film on a In(x)AI(1-x)As substrate over a range of Indium
composition.
clear all
%Ge parameters
a_Ge=5.6578; %Ge Lattice Constant
C11=1.29e12; %Ge C1I
C12=4.83e11; %Ge C12
C44=6.68e11; %Ge C44
v=C12/(C1 1+C12); %Poisson's ratio
Y=C1 1+C12-(2*C12A2/C1 1); %Young's Modulus of (100)
G=C44-(2*C44+C 12-C 11)/3; %Shear Modulus
%Substrate parameters
%A1As parameters
a_A1As=5.6611;
CI1_AAs=1.25e12;
C12_AlAs=5.34e11;
C44_AlAs=5.42e 11;
%InAs parameters
a_InAs=6.0583;
CI1_InAs=8.33e11;
C12_InAs=4.53e11;
C44_InAs=3.96el 1;
x_Ln=0:0.001:0.2; %In composition in In(x)Al(1-x)As
%Linear interpolation of materials properties substrate at xIn
a_s=a_A1As+(aInAs-aAlAs)*xIn;
CI1_s=C11_A1As+(C11 _InAs-CIAlAs)*xIn;
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Cl 2_s=C 12_AlAs+(C 12_InAs-C 12_AlAs) *xIn;
C44_s=C44_AlAs+(C44_InAs-C44_A1As)*xIn;
G_s=C44_s-(2*C44_s+C12_s-Cl ls)/3; %Substrate Shear Modulus
%parameters of 60 degree misfit dislocations at Ge/In(x)Al(1 -x)As interface
b=sqrt(2)/2*aGe; %burger's vector
b_eff=b/2; %effective burger's vector
Alpha=pi/3; %Alpha is 60 degree
sqcos_a=1/4; %cos(alpha)A2=1/4
D=G*Gs*b./(pi*(G+Gs)*(1-v)); %average shear modulus at Ge/InAlAs interface, ./
ensure per element divide
f=abs((a s-aGe)/aGe); %mismatch
%Caculating critical thickness by giving an initial guess of 100 angstrom
hc 1=0;
hc2=100;
% Loop to establish critical thickness iteratively until difference between successive
guesses is
% less than 0.1 A.
while(abs(hc 1 -hc2)>0. 1)
hc1=hc2;
hc2=D*(1-v/4).*(log(hc1/b)+1)./(Y*f); % .* and ./ ensure operation on elements of the
matrix in stead of the matrix
end
hc2;
plot (xIn, hc2)
xlabel('x in In(x)Al(1-x)As substrate')
ylabel(Tensile-strained Ge film critical thickness (angstrom)')
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Appendix 2
Matlab Code for Calculating Elastic Strain Remaining With
Certain Thickness
When a tensile-strained Ge layer is grown on top of a InxA11.xAs layer above critical
thickness, misfit dislocation will form at the Ge/ InxAl1_xAs and total misfit, f, will be
partially accommodated by plastic strain, 6, also known as relaxation. The rest of f will
remain as elastic strain, e, following the relationship: f= +e. Following Fitzgerald, we
define beq as the relaxation if the system reaches thermodynamic equilibrium, and 6k as
18,121the actual relaxation allowed by kinetics1 . Accordingly, we define eq as remaining
elastic strain at thermodynamic equilibrium, and ek as remaining elastic strain with
kinetic constrains. For the case of Ge layer grown on InxAli_xAs, 6eq and eeq are functions
of only the properties of Ge and InxAli-xAs, with the later largely determined by Indium
composition, x; and can be calculated by minimizing the system energy. Kinetics limited
relaxation 6k, and thus Ek, are functions of not only material properties but also growth
conditions such as temperature and growth rate. They can be calculated by considering
dislocation dynamics during the growth.
D(1- vcos 2a)b Ih +
bef b
&eq 2Yh
D(1-vcos 2 a) In 2b(f
eq = beff bejj
eq 2Yh
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Actual elastic strain preserved by kinetics ek, can be calculated from seq according to the
following equation:
61 f _G -cq( - E-A
Where A = G pbvO exp Ea2Go k T
Where, G is shear modulus of Germanium. Go is a constant equal to 1 MPa. p is the
threading dislocation density (TDD) in the Ge film, which can be approximated by TDD
of the InAlAs layer, assuming no dislocation nucleation occur during growth of the
tensile-strained Ge layer. b is the Burger's vector, vo is the constant for dislocation
velocity, Ea is the activation energy for dislocation glide in Germanium. The value of vo
and Ea used here are after Yonenaga et al. 122
Fundamental parameters for Ge
Vo Ea
Wang 0.16x1014 nm/s 1.lev
% Residual elastic strain of Ge grown on In(x)Al(1-x)As, at a certain Ge thickness,
% growth temperature and growth rate.
%Part 1: Equilibrium elastic strain
clear all
% Ge parameters
a_Ge=5.6578; % Ge Lattice Constant
C11=1.29e12; % Ge C1I unit: pa
C12=4.83e11; % Ge C12
C44=6.68e 11; % Ge C44
v=C12/(C11+C12); % Poisson's ratio
Y=C 1 1+C 1 2-(2*C 12A2/C 11); % Young's Modulus of (100)
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G=C44-(2*C44+C12-C1 1)/3; % Shear Modulus
% Substrate parameters
% AlAs parameters
a_AlAs=5.6611;
CI1_AAs=1.25e12;
C12_AlAs=5.34e11;
C44_AlAs=5.42e 11;
% InAs parameters
a_InAs=6.0583;
C11_InAs=8.33e11;
C12_InAs=4.53e11;
C44_InAs=3.96e11;
x_In=0.08; % In composition in In(x)Al(1-x)As
% Linear interpolation of materials properties substrate at xIn
a_s=a_AlAs+(aInAs-aAlAs)*xIn;
C11_s=C1 1_AlAs+(C1 InAs-C 11_AlAs)*xIn;
C12_s=C 12_AlAs+(C 12_InAs-C 12_AlAs)*xIn;
C44_s=C44_AlAs+(C44_InAs-C44_AlAs)*xIn;
G s=C44_s-(2*C44_s+C12_s-C 11s)/3; % Substrate Shear Modulus
% parameters of 60 degree misfit dislocations at Ge/In(x)Al(1-x)As interface
b=sqrt (2)/2*aGe; % burger's vector
b_eff=b/2; % effective burger's vector
Alpha=pi/3; % Alpha is 60 degree
sq-cos _a=1/4; % cos (alpha)A2=1/4
D=G*Gs*b./(pi*(G+G-s)*(1-v)); % average shear modulus at Ge/InAlAs interface, ./
ensure per element divide
f=abs((a s-aGe)/aGe); % mismatch
% Caculating critical thickness by giving an initial guess of 100 angstrom
hc 1=0;
hc2=100;
% Loop to establish critical thickness iteratively until difference between successive
guesses is
% less than 0.1 A.
while(abs(hc 1 -hc2)>0. 1)
hc1=hc2;
hc2=D*(1-v/4).*(log(hc1/b)+1)./(Y*f); % .* and ./ ensure operation on elements of the
matrix in stead of the matrix
end
hc2;
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hl=1:1:hc2;
h2=hc2:1:2000;
% Caculating epsilon at different h
% epsilon=f for h<hc2
epsilon 1 =f*ones(1,length(h 1));
% caulating epsilon for hc2<h<hc4
epsilon2=D*(1-v/4).*(log(h2/b)+1)./(Y*h2);
h=[hl h2];
epsilon-eq= [epsilon 1 epsilon2];
% Part 2, calculate actual residue elastic strain limited by kinetics at a certain temperature
% Parameters of dislocation glide
Ea=1.62; % activition energy, unit: eV value from ,
T=450; % Growth temperature, C
k=8.617e-5; % Boltzmann constant, unit: eV/K
Go=le6; % constant, unit: pa
vo=2.9e12; % dislocation volocity constant, unit A/s
rhocm=5e5; % threading dislocation density, unit /cmA2
rho=rhocm* 1 e- 16; % threading dislocation density, unit /AA2
rg=0.61; % growth rate at temperature T and substrat composition x, unit: A/s
t=h/rg; % growth time, unit: s
A=(rho*b*vo*G*exp(-Ea/(k*(T+273))))/(2*Go);
epsilon k=f-(f-epsilon-eq).*(1-exp(-A*t));
epsilon=[epsilon-eq; epsilon-k];
plot (h,epsilon* 100)
xlabel(Tensile-strained Ge film thickness (angstrom)');
ylabel('Residual elastic strain (%)');
legend 1 =legend('\epsilon-e-q','\epsilonk');
title(['xI _n=',num2str(xIn),', Temperature=',num2str(T),'C,',' Growth
Rate=',num2str(rg),'A/s,','TDDs _t=',num2str(rhocm)])
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Appendix 3
Mathematica Script for Calculating Elastic Energy of
Bonded Wafer Pair
Elastic energy with bonded pair of Si/GaAs or Si/Ge at different
temperature;
Si Ge GaAs
C11 [N-] 166x10" 1.24x1O" 1.9x10
C1 [Nin] 6.39x10 1 ' 413x101  5.38x 1010
C. [N/m] 7.96x10" 6.8 3x10 1D 5.99x100
a [K~1] 2.59x10- 5.8x10-' 6.86x10
1'"[J/m2 ] 1.34 - 0.91
Clear[T];
Materials Parameters;
Cji,si=1.66x10";
C12,si=0.639x1O";
C44,si=0.796x10";
asi=2.59x10-6.
CHI,GaAs=1.19X10"
C12,GaAs=0. 5 3 8 x 1 0"
C44,GaAs=0. 5 9 9 x10";
aGaAs= 6 .8 6 X 10 6;
C,Ge=1.24X10"
C12,e=0.413xlO
C44,Ge=0-683XlO1;
aGe= 5 .8x 10-6-
Biaxial Modulus of the two wafers;
M1I= C I ,si+C 12,si-2C 12,si 2/C1I1,si;
M 2= CI 1,Ge+C12,Ge- 2 C 12,Ge 2I/l 1,Ge;
Wafer thicknesses;
hi=0.65x10-3.
h2=0.65x10-3;
Calculating bonded pair curvature at T;
AT=T-20;
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p =((M 2 h23+M 1 hi 3)(M2 h2+M1 hi)+3M 2 h2 Mi hi (hi+h 2)2)/(6M 2 h2 Mi hi(hi+h 2)( asi-
aGaAs) AT);
Calculating stress distribution along thickness of the wafers;
a71=1/p ((z-hi/2)M1 -2/(h1(hi+h 2)) ((M2 h23+M1 hi3 )12));
(2=1/P ((z-h 2/2)M 2-2/(h2(hi+h 2)) ((M2 h23+M 1 h13 )/12));
Calculating total strain energy;
h,(72 r a2
Ed fJ1dz+ Jh2 = 2 dz;
e 0 2M1 
- 2M2
Plot[ 1 OOOEei,{ T,20,1000},PlotRange -+ { 0,30001,Axes -* False]
Plot[p,{T,20,1001]
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Appendix 4
Mathematica Script for Calculating Strain Energy in
Strained Oxide Layer Bonded to Si Wafer
(Same as Strained Oxide Layer Grown on Si Wafer)
Oxide Parameters
Clear[s]
Biaxial Modulus;
Moxide- 0.8x 10";
Residue Strain;
aoxide, MPa -250;
Calculating curvature from oxide strain and thickness h in microns;
p=- (1/6) (Mi h 2 / (hpmX10 6 MyaX 106)
Strain distribution in the substrate;
as,=Ml/p ( z- (2hj) /3);
Plot [G,, { z, 0, h,}] ;
Strain energy in film;
10 1 MPa 1 2
-hpm 10- 6 2 Moxide
Strain energy in substrate (note: Strain in substrate is very small compared to the film
strain)(strain energy in substrate is very small compared to the strain energy in the film);
Shl 1 1 2
-z
J 0 2 Mi
Show [ Plot 3D [ EtotalmJ=10 0 0 (ES+E) , { hpm 0, 0 5} , {MPa 0, 4 0 0} , Mesh*N
oneAxesLabel->Automatic, PlotLabel-+"Energy
(mJ/m') ", TicksStyle->Directive [12] , LabelStyle->Directive [Bold
, 16] ] , Plot3D [100, {hm, 0, 0 . 5} , {MPa 0, 400, Mesh->None, PlotStyle
-Directive[Yellow,Opacity[0.5]]]]
strainedoxidelayerbondedtoSiwafer
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Appendix 5
Mathematica Script for Gas Phase Lateral Etch Rate
Note: This model is for gas phase lateral etch rate. Wet lateral etch follows same
principle but the transport terms should be modified for liquid transport. For example,
pressure term (P/RT) should be replaced with etchant concentration in liquad, and gas
transport term kl.h should be replaced with liquid diffusion.
Model Equations
Lateral Etch Rate:
P 1
RT 1 L
-+ CIke ki -h>
Lateral Etch Distance:
L = kih -!+ - 2P t
ke k,, RTC k, -h
Units
L, lateral etch distance, in um
V, lateral etch rate, in um/s
t, time, in s
P, pressure, in Torr. 1 Torr = 133.3 Pa
R, idea gas constant. R=8.3145 cm3 MPa K~ mol~'
T, temperature, in K
P/RT, effective concentration, in mol/cm 3
Co, amount of etchant to etch unit volume of sacrificial material, in mol/cm 3
P/RTC, ratio between P/RT and C, unitless
KI, Etchant gas molecule mean volocity, in um/s
h, Channel highet, in um
RL, Linear etch rate constant, in um/s
Ke, Etch reaction constant, in um/s, Ke=RL/(P/RTC)
Input Parameters
Values for XeF2 etching of Ge, in units above
Clear ["Global'*"] ;
P=3;
R=8 .3145;
T=293;
Co=0. 1462;
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kl=13
h={0.
RL=1;
9*^6;
1,0.6,1.4};
Calculations
Lateral etch rate
a=Px133.3x10~6 /(RxTxCo) ;
V=a/(a/RL+X/(klxh));
L=klxhx (-a/RL+
Plots
Plot [V,
Plot [L,
{X,0,3000}]
{t,0,900}]
a 2 2 a: t
RL kl h
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